aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/include/dt-bindings/reset
diff options
context:
space:
mode:
authorIcenowy Zheng <icenowy@aosc.io>2019-07-28 11:12:24 +0800
committerMaxime Ripard <maxime.ripard@bootlin.com>2019-08-12 10:05:48 +0200
commit0ed4c252bf80b35fe768ec6506b2e58986f99687 (patch)
tree8f831412d9c6a5cbd64d582e63f9e5a37adf1e96 /include/dt-bindings/reset
parentclk: sunxi-ng: v3s: add missing clock slices for MMC2 module clocks (diff)
downloadwireguard-linux-0ed4c252bf80b35fe768ec6506b2e58986f99687.tar.xz
wireguard-linux-0ed4c252bf80b35fe768ec6506b2e58986f99687.zip
clk: sunxi-ng: v3s: add Allwinner V3 support
Allwinner V3 has the same main die with V3s, but with more pins wired. There's a I2S bus on V3 that is not available on V3s. Add the V3-only peripheral's clocks and reset to the V3s CCU driver, bound to a new V3 compatible string. The driver name is not changed because it's part of the device tree binding (the header file name). Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
Diffstat (limited to 'include/dt-bindings/reset')
-rw-r--r--include/dt-bindings/reset/sun8i-v3s-ccu.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/include/dt-bindings/reset/sun8i-v3s-ccu.h b/include/dt-bindings/reset/sun8i-v3s-ccu.h
index b58ef21a2e18..b6790173afd6 100644
--- a/include/dt-bindings/reset/sun8i-v3s-ccu.h
+++ b/include/dt-bindings/reset/sun8i-v3s-ccu.h
@@ -75,4 +75,7 @@
#define RST_BUS_UART1 50
#define RST_BUS_UART2 51
+/* Reset lines not available on V3s */
+#define RST_BUS_I2S0 52
+
#endif /* _DT_BINDINGS_RST_SUN8I_H3_H_ */