aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/include/linux/iommu.h
diff options
context:
space:
mode:
authorJoerg Roedel <jroedel@suse.de>2019-07-01 13:44:41 +0200
committerJoerg Roedel <jroedel@suse.de>2019-07-01 13:44:41 +0200
commit39debdc1d7e615863b66e5e8c612e4f0e78b1e1b (patch)
tree4a5a7e5b64524e88e73d19e4a96dc1cfecf8e967 /include/linux/iommu.h
parentLinux 5.2-rc7 (diff)
parentiommu/io-pgtable: Support non-coherent page tables (diff)
downloadwireguard-linux-39debdc1d7e615863b66e5e8c612e4f0e78b1e1b.tar.xz
wireguard-linux-39debdc1d7e615863b66e5e8c612e4f0e78b1e1b.zip
Merge branch 'for-joerg/arm-smmu/updates' of git://git.kernel.org/pub/scm/linux/kernel/git/will/linux into arm/smmu
Diffstat (limited to 'include/linux/iommu.h')
-rw-r--r--include/linux/iommu.h6
1 files changed, 6 insertions, 0 deletions
diff --git a/include/linux/iommu.h b/include/linux/iommu.h
index e552c3b63f6f..86b4e0a75a97 100644
--- a/include/linux/iommu.h
+++ b/include/linux/iommu.h
@@ -29,6 +29,12 @@
* if the IOMMU page table format is equivalent.
*/
#define IOMMU_PRIV (1 << 5)
+/*
+ * Non-coherent masters on few Qualcomm SoCs can use this page protection flag
+ * to set correct cacheability attributes to use an outer level of cache -
+ * last level cache, aka system cache.
+ */
+#define IOMMU_QCOM_SYS_CACHE (1 << 6)
struct iommu_ops;
struct iommu_group;