aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/include/linux/stacktrace.h
diff options
context:
space:
mode:
authorThomas Bogendoerfer <tsbogend@alpha.franken.de>2020-09-14 18:05:00 +0200
committerThomas Bogendoerfer <tsbogend@alpha.franken.de>2020-09-15 10:40:29 +0200
commit564c836fd945a94b5dd46597d6b7adb464092650 (patch)
tree1c8500388f9aada05ebd9958f2b26b30c72b132f /include/linux/stacktrace.h
parentMIPS: SNI: Fix SCSI interrupt (diff)
downloadwireguard-linux-564c836fd945a94b5dd46597d6b7adb464092650.tar.xz
wireguard-linux-564c836fd945a94b5dd46597d6b7adb464092650.zip
MIPS: SNI: Fix MIPS_L1_CACHE_SHIFT
Commit 930beb5ac09a ("MIPS: introduce MIPS_L1_CACHE_SHIFT_<N>") forgot to select the correct MIPS_L1_CACHE_SHIFT for SNI RM. This breaks non coherent DMA because of a wrong allocation alignment. Fixes: 930beb5ac09a ("MIPS: introduce MIPS_L1_CACHE_SHIFT_<N>") Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Diffstat (limited to 'include/linux/stacktrace.h')
0 files changed, 0 insertions, 0 deletions