diff options
| author |   Linus Torvalds <torvalds@linux-foundation.org> | 2016-12-23 10:22:47 -0800 |
|---|---|---|
| committer | Linus Torvalds <torvalds@linux-foundation.org> | 2016-12-23 10:22:47 -0800 |
| commit | 42e0372c0e7ea3617a4ab28c7f83ce66cb0f868d (patch) | |
| tree | f6b94f1baaa27270d9c7c76256cb67aa4df0597e /include | |
| parent | Merge tag 'leds_for_4.10_email_update' of git://git.kernel.org/pub/scm/linux/kernel/git/j.anaszewski/linux-leds (diff) | |
| parent | ARC: mm: arc700: Don't assume 2 colours for aliasing VIPT dcache (diff) | |
| download | wireguard-linux-42e0372c0e7ea3617a4ab28c7f83ce66cb0f868d.tar.xz wireguard-linux-42e0372c0e7ea3617a4ab28c7f83ce66cb0f868d.zip | |
Merge tag 'arc-4.10-rc1-part2' of git://git.kernel.org/pub/scm/linux/kernel/git/vgupta/arc
Pull more ARC updates from Vineet Gupta:
- Fix for aliasing VIPT dcache in old ARC700 cores
- micro-optimization in ARC700 ProtV handler
- Enable SG_CHAIN [Vladimir]
- ARC HS38 core intc default to prio 1
* tag 'arc-4.10-rc1-part2' of git://git.kernel.org/pub/scm/linux/kernel/git/vgupta/arc:
ARC: mm: arc700: Don't assume 2 colours for aliasing VIPT dcache
ARC: mm: No need to save cache version in @cpuinfo
ARC: enable SG chaining
ARCv2: intc: default all interrupts to priority 1
ARCv2: entry: document intr disable in hard isr
ARC: ARCompact entry: elide re-reading ECR in ProtV handler
Diffstat (limited to 'include')
0 files changed, 0 insertions, 0 deletions