aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/rust/pin-init/internal/src
diff options
context:
space:
mode:
authorVlad Dogaru <vdogaru@nvidia.com>2025-08-17 23:23:23 +0300
committerJakub Kicinski <kuba@kernel.org>2025-08-19 19:35:14 -0700
commitd2d6f950cb43be6845a41cac5956cb2a10e657e5 (patch)
tree3102a8bbb91aa28297ef0890c092991e5c039d09 /rust/pin-init/internal/src
parentnet/mlx5: HWS, Fix table creation UID (diff)
downloadwireguard-linux-d2d6f950cb43be6845a41cac5956cb2a10e657e5.tar.xz
wireguard-linux-d2d6f950cb43be6845a41cac5956cb2a10e657e5.zip
net/mlx5: CT: Use the correct counter offset
Specifying the counter action is not enough, as it is used by multiple counters that were allocated in a bulk. By omitting the offset, rules will be associated with a different counter from the same bulk. Subsequently, the CT subsystem checks the correct counter, assumes that no traffic has triggered the rule, and ages out the rule. The end result is intermittent offloading of long lived connections, as rules are aged out then promptly re-added. Fix this by specifying the correct offset along with the counter rule. Fixes: 34eea5b12a10 ("net/mlx5e: CT: Add initial support for Hardware Steering") Signed-off-by: Vlad Dogaru <vdogaru@nvidia.com> Reviewed-by: Yevgeny Kliteynik <kliteyn@nvidia.com> Signed-off-by: Mark Bloch <mbloch@nvidia.com> Link: https://patch.msgid.link/20250817202323.308604-8-mbloch@nvidia.com Signed-off-by: Jakub Kicinski <kuba@kernel.org>
Diffstat (limited to 'rust/pin-init/internal/src')
0 files changed, 0 insertions, 0 deletions