diff options
| author | 2024-11-21 17:47:17 +0200 | |
|---|---|---|
| committer | 2025-09-17 19:15:32 +0200 | |
| commit | bfa2bddf6ffe0ac034d02cda20c74ef05571210e (patch) | |
| tree | 91da5f1127574bd7eac68c4e349e1a4395b48c44 /scripts/basic/git:/ssh:/git@git.zx2c4.com | |
| parent | clk: at91: sam9x7: Add peripheral clock id for pmecc (diff) | |
| download | wireguard-linux-bfa2bddf6ffe0ac034d02cda20c74ef05571210e.tar.xz wireguard-linux-bfa2bddf6ffe0ac034d02cda20c74ef05571210e.zip | |
clk: at91: add ACR in all PLL settings
Add the ACR register to all PLL settings and provide the correct
ACR value for each PLL used in different SoCs.
Suggested-by: Mihai Sain <mihai.sain@microchip.com>
Signed-off-by: Cristian Birsan <cristian.birsan@microchip.com>
[nicolas.ferre@microchip.com: add sama7d65 and review commit message]
Signed-off-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Diffstat (limited to 'scripts/basic/git:/ssh:/git@git.zx2c4.com')
0 files changed, 0 insertions, 0 deletions
