aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/scripts/generate_rust_analyzer.py
diff options
context:
space:
mode:
authorWilliam Zhang <william.zhang@broadcom.com>2022-08-01 12:46:47 -0700
committerFlorian Fainelli <f.fainelli@gmail.com>2022-08-15 09:35:55 -0700
commit12bbc223bde4b0a3f2624965f9998b23aa84633c (patch)
tree94926fd1ee69fcc311f3edf84ebffa0262bdd95a /scripts/generate_rust_analyzer.py
parentARM: dts: bcmbca: bcm6846: clean up psci node (diff)
downloadwireguard-linux-12bbc223bde4b0a3f2624965f9998b23aa84633c.tar.xz
wireguard-linux-12bbc223bde4b0a3f2624965f9998b23aa84633c.zip
ARM: dts: bcmbca: bcm6846: fix interrupt controller node
Add the missing gic registers and interrupts property to the gic node. Fixes: de1a99ac0b64 ("ARM: dts: Add DTS files for bcmbca SoC BCM6846") Signed-off-by: William Zhang <william.zhang@broadcom.com> Link: https://lore.kernel.org/r/20220801194647.29437-3-william.zhang@broadcom.com Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions