diff options
| author |   Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com> | 2024-04-29 00:43:18 +0000 |
|---|---|---|
| committer |   Vinod Koul <vkoul@kernel.org> | 2024-05-04 18:26:49 +0530 |
| commit | 80962485f62c3c33730407a8059c6292194cb887 (patch) | |
| tree | 486ff4d6506ba32d6e7cc140706e3727bbb9c507 /scripts/generate_rust_analyzer.py | |
| parent | soundwire: intel_ace2x: simplify check_wake() (diff) | |
| download | wireguard-linux-80962485f62c3c33730407a8059c6292194cb887.tar.xz wireguard-linux-80962485f62c3c33730407a8059c6292194cb887.zip | |
soundwire: intel_ace2x: cleanup DOAIS/DODS settings
Use two variables to save the settings, in preparation of a follow-up
change to read values from _DSD properties.
Starting with this patch, the bitfields will be reordered and listed
MSB-first, as shown in the hardware documentation.
Also note that the default for DOAIS is changed from 0x1 (copy-pasted
value?) to 0x3 (hardware default).
Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
Signed-off-by: Bard Liao <yung-chuan.liao@linux.intel.com>
Link: https://lore.kernel.org/r/20240429004321.2399754-2-yung-chuan.liao@linux.intel.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions