diff options
| author |   Dave Jiang <dave.jiang@intel.com> | 2024-11-08 09:50:07 -0700 |
|---|---|---|
| committer | Dave Jiang <dave.jiang@intel.com> | 2024-11-08 09:50:07 -0700 |
| commit | a83383e2ae7c499ff7b318945d9b2fe4e3006c2c (patch) | |
| tree | 157942e3ef0d7330fa2f1a0de84cf147c909dbc6 /scripts/generate_rust_analyzer.py | |
| parent | Merge branch 'cxl/for-6.12/printf' into cxl-for-next (diff) | |
| parent | cxl/region: Refactor common create region code (diff) | |
| download | wireguard-linux-a83383e2ae7c499ff7b318945d9b2fe4e3006c2c.tar.xz wireguard-linux-a83383e2ae7c499ff7b318945d9b2fe4e3006c2c.zip | |
Merge branch 'cxl/for-6.13/dcd-prep' into cxl-for-next
Add preparation patches for coming soon DCD changes.
- Add range_overlaps()
- Add CDAT/DSMAS shared and read only flag in ACPICA
- Add documentation to struct dev_dax_range
- Delay event buffer allocation in CXL PCI
- Use guard() in cxl_dpa_set_mode()
- Refactor common create region code to reduce redudant code
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions