diff options
author | 2023-06-16 21:38:50 -0700 | |
---|---|---|
committer | 2023-06-16 21:38:50 -0700 | |
commit | c6cf6be9dfb8098f2c2d26ebe53ad80843cdd2bc (patch) | |
tree | ece0b95d3f98e38a1ea28f4b8853b72f5ec325a4 /scripts/generate_rust_analyzer.py | |
parent | Merge tag 'drm-fixes-2023-06-17' of git://anongit.freedesktop.org/drm/drm (diff) | |
parent | clk: pxa: fix NULL pointer dereference in pxa3xx_clk_update_accr (diff) | |
download | wireguard-linux-c6cf6be9dfb8098f2c2d26ebe53ad80843cdd2bc.tar.xz wireguard-linux-c6cf6be9dfb8098f2c2d26ebe53ad80843cdd2bc.zip |
Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux
Pull clk fixes from Stephen Boyd:
"A handful of clk driver fixes:
- Fix an OOB issue in the Mediatek mt8365 driver where arrays of clks
are mismatched in size
- Use the proper clk_ops for a few clks in the Mediatek mt8365 driver
- Stop using abs() in clk_composite_determine_rate() because 64-bit
math goes wrong on large unsigned long numbers that are subtracted
and passed into abs()
- Zero initialize a struct clk_init_data in clk-loongson2 to avoid
stack junk confusing clk_hw_register()
- Actually use a pointer to __iomem for writel() in
pxa3xx_clk_update_accr() so we don't oops"
* tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux:
clk: pxa: fix NULL pointer dereference in pxa3xx_clk_update_accr
clk: clk-loongson2: Zero init clk_init_data
clk: mediatek: mt8365: Fix inverted topclk operations
clk: composite: Fix handling of high clock rates
clk: mediatek: mt8365: Fix index issue
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions