diff options
author | 2014-11-21 11:08:47 +0100 | |
---|---|---|
committer | 2014-11-23 01:55:14 +0100 | |
commit | 12c0a0e81e2f9c03404a3e095517c022991aad43 (patch) | |
tree | 33305edb4c4b0b41169216e012066443f4d99420 /tools/perf/scripts/python/call-graph-from-postgresql.py | |
parent | clk: rockchip: fix clock gate for rk3188 spdif_pre (diff) | |
download | wireguard-linux-12c0a0e81e2f9c03404a3e095517c022991aad43.tar.xz wireguard-linux-12c0a0e81e2f9c03404a3e095517c022991aad43.zip |
clk: rockchip: fix rk3188 USB HSIC PHY clock divider
The USB HSIC PHY clock divider is set in the register RK2928_CLKSEL_CON(11).
Signed-off-by: Julien CHAUVEAU <julien.chauveau@neo-technologies.fr>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'tools/perf/scripts/python/call-graph-from-postgresql.py')
0 files changed, 0 insertions, 0 deletions