diff options
| author |   Shawn Lin <shawn.lin@rock-chips.com> | 2016-12-16 17:42:37 +0800 |
|---|---|---|
| committer |   Heiko Stuebner <heiko@sntech.de> | 2017-01-13 12:03:55 +0100 |
| commit | 59cf70be5b7c6e3370f669976e3778104f4327ca (patch) | |
| tree | 2a5b232a43dd24865dd74802f874c1d970c693b7 /tools/perf/scripts/python/call-graph-from-postgresql.py | |
| parent | arm64: dts: rockchip: add max-link-speed for rk3399 (diff) | |
| download | wireguard-linux-59cf70be5b7c6e3370f669976e3778104f4327ca.tar.xz wireguard-linux-59cf70be5b7c6e3370f669976e3778104f4327ca.zip | |
arm64: dts: rockchip: add aspm-no-l0s for rk3399
Per the discussion of bug fix[1], we now actually
leaves the default clock choice for pcie phy is
derived from 24MHz OSC to guarantee the least BER.
So let's add aspm-no-l0s here and folks could delete
this property from their dts.
[1] https://patchwork.kernel.org/patch/9470519/
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'tools/perf/scripts/python/call-graph-from-postgresql.py')
0 files changed, 0 insertions, 0 deletions