aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-postgresql.py
diff options
context:
space:
mode:
authorOlof Johansson <olof@lixom.net>2019-06-25 05:47:24 -0700
committerOlof Johansson <olof@lixom.net>2019-06-25 05:47:24 -0700
commit03890f477ca663b0b1d050384cf0ed3e1a70732a (patch)
tree7b0ed5006d9c849dc6b32c584b48fcbcc5c3bf89 /tools/perf/scripts/python/export-to-postgresql.py
parentMerge tag 'davinci-for-v5.3/soc' of git://git.kernel.org/pub/scm/linux/kernel/git/nsekhar/linux-davinci into arm/soc (diff)
parentsoc: renesas: Enable RZ/A1 IRQC on RZ/A1H and RZ/A2M (diff)
downloadwireguard-linux-03890f477ca663b0b1d050384cf0ed3e1a70732a.tar.xz
wireguard-linux-03890f477ca663b0b1d050384cf0ed3e1a70732a.zip
Merge tag 'renesas-arm-soc-for-v5.3' of https://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into arm/soc
Renesas ARM Based SoC Updates for v5.3 * Auto-enable RZ/A1 IRQC on RZ/A1H and RZ/A2M * Don't init CNTVOFF/counter if PSCI is available * tag 'renesas-arm-soc-for-v5.3' of https://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas: soc: renesas: Enable RZ/A1 IRQC on RZ/A1H and RZ/A2M ARM: mach-shmobile: Don't init CNTVOFF/counter if PSCI is available Signed-off-by: Olof Johansson <olof@lixom.net>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions