diff options
author | 2023-02-21 12:24:35 +0300 | |
---|---|---|
committer | 2023-02-27 23:47:29 +0100 | |
commit | 27fd82726995bd75b68df9ce6a1eda8f6b3ad498 (patch) | |
tree | 9a07aa243a8c81d67bf7389018a8d0b220245910 /tools/perf/scripts/python/export-to-postgresql.py | |
parent | mips: remove SYS_HAS_CPU_MIPS32_R1 from RALINK (diff) | |
download | wireguard-linux-27fd82726995bd75b68df9ce6a1eda8f6b3ad498.tar.xz wireguard-linux-27fd82726995bd75b68df9ce6a1eda8f6b3ad498.zip |
mips: ralink: make SOC_MT7621 select PINCTRL
Currently, out of every Ralink SoC, only the dt-binding of the MT7621 SoC
uses pinctrl. Because of this, PINCTRL is not selected at all. Make
SOC_MT7621 select PINCTRL.
Remove PINCTRL_MT7621, enabling it for the MT7621 SoC will be handled under
the PINCTRL_MT7621 option.
Signed-off-by: Arınç ÜNAL <arinc.unal@arinc9.com>
Acked-by: Sergio Paracuellos <sergio.paracuellos@gmail.com>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions