aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-postgresql.py
diff options
context:
space:
mode:
authorSowjanya Komatineni <skomatineni@nvidia.com>2020-01-13 23:24:19 -0800
committerThierry Reding <treding@nvidia.com>2020-03-12 12:14:29 +0100
commit359ae651f4bd9d3ee1f08d4b5315f0d5cbe0e691 (patch)
treebdc9dba1bd53dcc70da273a908fee889343ddecf /tools/perf/scripts/python/export-to-postgresql.py
parentarm64: tegra: Enable XUDC node on Jetson Nano (diff)
downloadwireguard-linux-359ae651f4bd9d3ee1f08d4b5315f0d5cbe0e691.tar.xz
wireguard-linux-359ae651f4bd9d3ee1f08d4b5315f0d5cbe0e691.zip
arm64: tegra: Add clock-cells property to Tegra PMC node
Tegra132 and Tegra210 PMC blocks have clk_out_1, clk_out_2, clk_out_3, and a blink clock as a part of the PMC. These clocks were erroneously provided by the clock and reset controller and are now provided by the PMC instead because that's where the primary controls are. Clock IDs for these clocks are defined in the PMC dt-bindings. This patch updates the device tree to include the PMC dt-bindings header and adds the #clock-cells property with one clock specifier to the PMC node. Reviewed-by: Dmitry Osipenko <digetx@gmail.com> Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions