diff options
author | 2016-06-14 13:21:11 -0700 | |
---|---|---|
committer | 2016-06-27 01:07:40 +0200 | |
commit | 5d26ad9cfb2ebe2aba75342813e7542d5a68d644 (patch) | |
tree | c9de48c4b887608671f4ec135606d0d30f3f5687 /tools/perf/scripts/python/export-to-postgresql.py | |
parent | arm64: dts: rockchip: Provide emmcclk to PHY for rk3399 (diff) | |
download | wireguard-linux-5d26ad9cfb2ebe2aba75342813e7542d5a68d644.tar.xz wireguard-linux-5d26ad9cfb2ebe2aba75342813e7542d5a68d644.zip |
arm64: dts: rockchip: add ap_pwroff and ddrio_pwroff pins for rk3399
There are two sleep related pins on rk3399: ap_pwroff and ddrio_pwroff.
Let's add the definition of these two pins to rk3399's main dtsi file so
that boards can use them.
These two pins are similar to the global_pwroff and ddrio_pwroff pins in
rk3288 and are expected to be used in the same way: boards will likely
want to configure these pinctrl settings in their global pinctrl hog
list.
Note that on rk3288 there were two additional pins in the "sleep"
section: "ddr0_retention" and "ddr1_retention". On rk3288 designs these
pins appeared to actually route from rk3288 back to rk3288. Presumably
on rk3399 this is simply not needed since the pins don't appear to exist
there.
Signed-off-by: Douglas Anderson <dianders@chromium.org>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions