diff options
| author |   Conor Dooley <conor.dooley@microchip.com> | 2023-03-07 20:22:51 +0000 |
|---|---|---|
| committer | Conor Dooley <conor.dooley@microchip.com> | 2023-04-03 19:25:31 +0100 |
| commit | 75dfbcbfd781f826c73ebe42b78d49c23179d082 (patch) | |
| tree | 2e1892adf9901d9dec28533217b4bffcf34a130c /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | Linux 6.3-rc1 (diff) | |
| download | wireguard-linux-75dfbcbfd781f826c73ebe42b78d49c23179d082.tar.xz wireguard-linux-75dfbcbfd781f826c73ebe42b78d49c23179d082.zip | |
mailbox: mpfs: fix an incorrect mask width
The system controller registers on PolarFire SoC are 32 bits wide, so
16 + 16 as the first input to GENMASK_ULL() gives a 33 bit wide mask.
It probably should have been immediately obvious when it was pointed
out during review that the width required using GENMASK_ULL() - but I
scarcely knew what I was doing at the time and missed it.
The mistake ends up being moot as it is a mask after all, but it is
incorrect and should be fixed.
No functional change intended.
Acked-by: Jassi Brar <jaswinder.singh@linaro.org>
Tested-by: Valentina Fernandez <valentina.fernandezalanis@microchip.com>
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions