aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-postgresql.py
diff options
context:
space:
mode:
authorJohan Jonker <jbx6244@gmail.com>2020-03-02 16:30:47 +0100
committerHeiko Stuebner <heiko@sntech.de>2020-03-11 10:31:13 +0100
commitb2411befed603011826b8783c370a086b5cee163 (patch)
treece3f2adef1b66a9aecd6abe0ad81fdde27d1d1e9 /tools/perf/scripts/python/export-to-postgresql.py
parentarm64: dts: rockchip: replace clock-freq-min-max by max-frequency (diff)
downloadwireguard-linux-b2411befed603011826b8783c370a086b5cee163.tar.xz
wireguard-linux-b2411befed603011826b8783c370a086b5cee163.zip
arm64: dts: add bus to rockchip amba nodenames
A test with the command below gives for example this error: arch/arm64/boot/dts/rockchip/rk3399-evb.dt.yaml: amba: $nodename:0: 'amba' does not match '^(bus|soc|axi|ahb|apb)(@[0-9a-f]+)?$' AMBA is a open standard for the connection and management of functional blocks in a SoC. It's compatible with 'simple-bus', so fix this error by adding 'bus' to all Rockchip 'amba' nodes. make ARCH=arm64 dtbs_check DT_SCHEMA_FILES=~/.local/lib/python3.5/site-packages/dtschema/ schemas/simple-bus.yaml Signed-off-by: Johan Jonker <jbx6244@gmail.com> Link: https://lore.kernel.org/r/20200302153047.17101-2-jbx6244@gmail.com Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions