diff options
| author |   Yu Chien Peter Lin <peterlin@andestech.com> | 2024-02-22 16:39:43 +0800 |
|---|---|---|
| committer |   Palmer Dabbelt <palmer@rivosinc.com> | 2024-03-12 07:13:16 -0700 |
| commit | bc969d6cc96a2d0539576ec639f7a2a7dcf757f8 (patch) | |
| tree | e73aee38b1377780d824a98532f22b3228957ae0 /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | perf: RISC-V: Eliminate redundant interrupt enable/disable operations (diff) | |
| download | wireguard-linux-bc969d6cc96a2d0539576ec639f7a2a7dcf757f8.tar.xz wireguard-linux-bc969d6cc96a2d0539576ec639f7a2a7dcf757f8.zip | |
perf: RISC-V: Introduce Andes PMU to support perf event sampling
Assign riscv_pmu_irq_num the value of (256 + 18) for the custome PMU
and add SSCOUNTOVF and SIP alternatives to ALT_SBI_PMU_OVERFLOW()
and ALT_SBI_PMU_OVF_CLEAR_PENDING() macros, respectively.
To make use of Andes PMU extension, "xandespmu" needs to be appended
to the riscv,isa-extensions for each cpu node in device-tree, and
make sure CONFIG_ANDES_CUSTOM_PMU is enabled.
Signed-off-by: Yu Chien Peter Lin <peterlin@andestech.com>
Reviewed-by: Charles Ci-Jyun Wu <dminus@andestech.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
Co-developed-by: Locus Wei-Han Chen <locus84@andestech.com>
Signed-off-by: Locus Wei-Han Chen <locus84@andestech.com>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Tested-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/20240222083946.3977135-8-peterlin@andestech.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions