diff options
| author |   Ricardo Neri <ricardo.neri-calderon@linux.intel.com> | 2024-06-14 14:16:06 -0700 |
|---|---|---|
| committer |   Rafael J. Wysocki <rafael.j.wysocki@intel.com> | 2024-06-21 14:52:12 +0200 |
| commit | be6bfb29c55e48567983e24aba7b6bf9a66a45ab (patch) | |
| tree | 33b72ea937b21f239776f4f2552da5c8dd69e6b4 /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | thermal: intel: intel_tcc: Add model checks for temperature registers (diff) | |
| download | wireguard-linux-be6bfb29c55e48567983e24aba7b6bf9a66a45ab.tar.xz wireguard-linux-be6bfb29c55e48567983e24aba7b6bf9a66a45ab.zip | |
thermal: intel: intel_tcc_cooling: Use a model-specific bitmask for TCC offset
The TCC offset field in the register MSR_TEMPERATURE_TARGET is not
architectural. The TCC library provides a model-specific bitmask. Use it to
determine the maximum TCC offset.
Suggested-by: Zhang Rui <rui.zhang@intel.com>
Reviewed-by: Zhang Rui <rui.zhang@intel.com>
Signed-off-by: Ricardo Neri <ricardo.neri-calderon@linux.intel.com>
Link: https://patch.msgid.link/20240614211606.5896-3-ricardo.neri-calderon@linux.intel.com
Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions