aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-postgresql.py
diff options
context:
space:
mode:
authorStephen Boyd <sboyd@codeaurora.org>2016-11-21 17:27:02 -0800
committerStephen Boyd <sboyd@codeaurora.org>2016-11-21 17:27:02 -0800
commitc705d22b64f20ee4716336df46ce2fc5c8ac8670 (patch)
tree8ab864681a513865c36242e0de2aaa540c73b0f9 /tools/perf/scripts/python/export-to-postgresql.py
parentMerge tag 'clk-renesas-for-v4.10-tag3' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers into clk-next (diff)
parentclk: exynos5433: Mark some clocks as critical (diff)
downloadwireguard-linux-c705d22b64f20ee4716336df46ce2fc5c8ac8670.tar.xz
wireguard-linux-c705d22b64f20ee4716336df46ce2fc5c8ac8670.zip
Merge tag 'clk-v4.10-exynos5433' of git://linuxtv.org/snawrocki/samsung into clk-next
Pull Exynos5433 SoC updates from Sylwester Nawrocki: - addition of missing documentation and DT properties for the CMU_AUD block source clocks, - correction of CMU_FSYS parent clock definition, - marking as critical clocks which have to be enabled in order to access control registers of child CMUs. * tag 'clk-v4.10-exynos5433' of git://linuxtv.org/snawrocki/samsung: clk: exynos5433: Mark some clocks as critical clk: exynos5433: Add documentation for the audio block parent clocks clk: exynos5433: Fix parent clocks for FSYS block
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions