diff options
| author |   Olof Johansson <olof@lixom.net> | 2015-01-21 17:00:47 -0800 |
|---|---|---|
| committer | Olof Johansson <olof@lixom.net> | 2015-01-21 17:00:47 -0800 |
| commit | e42da8a1462ab4175acdaf9b2f00f00bf4d81d42 (patch) | |
| tree | 3b611a8839e620f07f12ae00c8da339b5092aac0 /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | Merge tag 'omap-for-v3.20/dt-pt1' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux-omap into next/dt (diff) | |
| parent | PM / Domains: R-Mobile SYSC: Document SH-Mobile AG5 (sh73a0) binding (diff) | |
| download | wireguard-linux-e42da8a1462ab4175acdaf9b2f00f00bf4d81d42.tar.xz wireguard-linux-e42da8a1462ab4175acdaf9b2f00f00bf4d81d42.zip | |
Merge tag 'renesas-dt2-for-v3.20' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into next/dt
Merge "Second Round of Renesas ARM Based SoC DT Updates for v3.20" from Simon
Horman:
* Support Renesas memory controllers
* Add SRC interrupt number on r8a779~ and r8a7791 SoCs
* Fix MSTP8 input clocks on r8a7791 SoC
* Add PM domain support to r8a7740
* Add DT bindings for the R-Mobile System Controller
* Use Add sh73a0-specific FSI2 compatible property
* tag 'renesas-dt2-for-v3.20' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas:
PM / Domains: R-Mobile SYSC: Document SH-Mobile AG5 (sh73a0) binding
ARM: shmobile: sh73a0 dtsi: Add memory-controller nodes
ARM: shmobile: r8a7740 dtsi: Add memory-controller node
ARM: shmobile: r8a73a4 dtsi: Add memory-controller nodes
ARM: shmobile: Add DT bindings for Renesas memory controllers
ARM: shmobile: r8a7791: add SRC interrupt number on DTSI
ARM: shmobile: r8a7790: add SRC interrupt number on DTSI
ARM: shmobile: r8a7791: fix MSTP8 input clocks
ARM: shmobile: r8a7740 dtsi: Add PM domain support
PM / Domains: Add DT bindings for the R-Mobile System Controller
ARM: shmobile: sh73a0 dtsi: Add SoC-specific FSI2 compatible property
Signed-off-by: Olof Johansson <olof@lixom.net>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions