diff options
author | 2017-02-05 17:56:40 +0100 | |
---|---|---|
committer | 2017-03-06 07:40:36 +0100 | |
commit | e6f50b223da10de6bd70b8b9d217bd0c77ae5c13 (patch) | |
tree | 9ccfde4a1ec87d07da58f50884536f4f85d4ea76 /tools/perf/scripts/python/export-to-postgresql.py | |
parent | ARM: sun5i: Add UART2 pin group (diff) | |
download | wireguard-linux-e6f50b223da10de6bd70b8b9d217bd0c77ae5c13.tar.xz wireguard-linux-e6f50b223da10de6bd70b8b9d217bd0c77ae5c13.zip |
ARM: sun5i: Rename UART3 flow control pins
The UART3 pin group for the CTS and RTS signals doesn't follow our usual
pattern. Rename it so that it matches.
Acked-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions