diff options
| author |   Dan Williams <dan.j.williams@intel.com> | 2023-06-25 18:56:13 -0700 |
|---|---|---|
| committer | Dan Williams <dan.j.williams@intel.com> | 2023-06-25 18:56:13 -0700 |
| commit | 0c0df63177e37ae826d803280eb2c5b6b6a7a9a4 (patch) | |
| tree | 5b158934251cb6537491371d3dd09fcf349a3102 /tools/perf/scripts/python/syscall-counts.py | |
| parent | Merge branch 'for-6.5/cxl-perf' into for-6.5/cxl (diff) | |
| parent | cxl/port: Store the downstream port's Component Register mappings in struct cxl_dport (diff) | |
| download | wireguard-linux-0c0df63177e37ae826d803280eb2c5b6b6a7a9a4.tar.xz wireguard-linux-0c0df63177e37ae826d803280eb2c5b6b6a7a9a4.zip | |
Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxl
Pick up the first half of the RCH error handling series. The back half
needs some fixups for test regressions. Small conflicts with the PMU
work around register enumeration and setup helpers.
Diffstat (limited to 'tools/perf/scripts/python/syscall-counts.py')
0 files changed, 0 insertions, 0 deletions