diff options
author | 2014-04-06 23:04:12 +0100 | |
---|---|---|
committer | 2014-05-09 15:47:47 +0100 | |
commit | 9141300a5884b57cea6d32c4e3fd16a337cfc99a (patch) | |
tree | d717d0ae66c7458c922b885c689b9c192b0f4083 /tools/perf/scripts/python/syscall-counts.py | |
parent | arm64: Remove boot thread synchronisation for spin-table release method (diff) | |
download | wireguard-linux-9141300a5884b57cea6d32c4e3fd16a337cfc99a.tar.xz wireguard-linux-9141300a5884b57cea6d32c4e3fd16a337cfc99a.zip |
arm64: Provide read/write fault information in compat signal handlers
For AArch32, bit 11 (WnR) of the FSR/ESR register is set when the fault
was caused by a write access and applications like Qemu rely on such
information being provided in sigcontext. This patch introduces the
ESR_EL1 tracking for the arm64 kernel faults and sets bit 11 accordingly
in compat sigcontext.
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Diffstat (limited to 'tools/perf/scripts/python/syscall-counts.py')
0 files changed, 0 insertions, 0 deletions