aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/syscall-counts.py
diff options
context:
space:
mode:
authorChanwoo Choi <cw00.choi@samsung.com>2016-03-31 11:47:58 +0900
committerSylwester Nawrocki <s.nawrocki@samsung.com>2016-03-31 12:25:44 +0200
commitfd00bbcddb59c4866e7c985e30f663b62cfc2588 (patch)
treeec733b1734df9f7181e08753ee1651c6666e4cb8 /tools/perf/scripts/python/syscall-counts.py
parentLinux 4.6-rc1 (diff)
downloadwireguard-linux-fd00bbcddb59c4866e7c985e30f663b62cfc2588.tar.xz
wireguard-linux-fd00bbcddb59c4866e7c985e30f663b62cfc2588.zip
dt-bindings: Add the clock id of UART2 and MMC2 for Exynos3250
This patch adds the new clock id for both UART2 and MM2 device for Exynos3250 SoC. Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com> Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
Diffstat (limited to 'tools/perf/scripts/python/syscall-counts.py')
0 files changed, 0 insertions, 0 deletions