diff options
| author |   Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> | 2025-06-25 15:17:03 +0100 |
|---|---|---|
| committer |   Geert Uytterhoeven <geert+renesas@glider.be> | 2025-07-02 20:24:10 +0200 |
| commit | 2a76193f7cc03de5b2745d069926ebc431dd5ba4 (patch) | |
| tree | 538c2c0270862cbd06667748bb59c69210c35c77 /tools/perf/scripts/python | |
| parent | dt-bindings: clock: renesas,cpg-mssr: Document RZ/N2H support (diff) | |
| download | wireguard-linux-2a76193f7cc03de5b2745d069926ebc431dd5ba4.tar.xz wireguard-linux-2a76193f7cc03de5b2745d069926ebc431dd5ba4.zip | |
dt-bindings: clock: renesas,r9a09g077/87: Add SDHI_CLKHS clock ID
Add the SDHI high-speed clock (SDHI_CLKHS) definition for the Renesas
RZ/T2H (R9A09G077) and RZ/N2H (R9A09G087) SoCs. SDHI_CLKHS is used as
a core clock for the SDHI IP and operates at 800MHz.
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/20250625141705.151383-2-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions