diff options
| author |   Chen-Yu Tsai <wens@csie.org> | 2015-01-06 10:35:20 +0800 |
|---|---|---|
| committer |   Maxime Ripard <maxime.ripard@free-electrons.com> | 2015-01-21 09:58:59 +0100 |
| commit | 882facf7400f4acecc814977e980cd6f7e7ae718 (patch) | |
| tree | 5e3259f66d25e11026b684a6bac284d65104e233 /tools/perf/scripts/python | |
| parent | ARM: dts: sun7i: Add cpu clock reference and operating points to dtsi (diff) | |
| download | wireguard-linux-882facf7400f4acecc814977e980cd6f7e7ae718.tar.xz wireguard-linux-882facf7400f4acecc814977e980cd6f7e7ae718.zip | |
ARM: dts: sun5i: Add cpu clock reference and operating points to dtsi
The cpu core is clocked from the "cpu" clock. Add a reference to it
in the first cpu node. Also add "cpu0" label to the node.
The operating points were taken from the A13 FEX files in the
sunxi-boards repository. All FEX files have the same settings.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions