aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/Documentation/admin-guide/perf/imx-ddr.rst
diff options
context:
space:
mode:
Diffstat (limited to 'Documentation/admin-guide/perf/imx-ddr.rst')
-rw-r--r--Documentation/admin-guide/perf/imx-ddr.rst2
1 files changed, 1 insertions, 1 deletions
diff --git a/Documentation/admin-guide/perf/imx-ddr.rst b/Documentation/admin-guide/perf/imx-ddr.rst
index f05f56c73b7d..90926d0fb8ec 100644
--- a/Documentation/admin-guide/perf/imx-ddr.rst
+++ b/Documentation/admin-guide/perf/imx-ddr.rst
@@ -4,7 +4,7 @@ Freescale i.MX8 DDR Performance Monitoring Unit (PMU)
There are no performance counters inside the DRAM controller, so performance
signals are brought out to the edge of the controller where a set of 4 x 32 bit
-counters is implemented. This is controlled by the CSV modes programed in counter
+counters is implemented. This is controlled by the CSV modes programmed in counter
control register which causes a large number of PERF signals to be generated.
Selection of the value for each counter is done via the config registers. There