aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/sound/soc/sh/rcar/adg.c
diff options
context:
space:
mode:
Diffstat (limited to 'sound/soc/sh/rcar/adg.c')
-rw-r--r--sound/soc/sh/rcar/adg.c626
1 files changed, 0 insertions, 626 deletions
diff --git a/sound/soc/sh/rcar/adg.c b/sound/soc/sh/rcar/adg.c
deleted file mode 100644
index b9aacf3d3b29..000000000000
--- a/sound/soc/sh/rcar/adg.c
+++ /dev/null
@@ -1,626 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0
-//
-// Helper routines for R-Car sound ADG.
-//
-// Copyright (C) 2013 Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
-
-#include <linux/clk-provider.h>
-#include "rsnd.h"
-
-#define CLKA 0
-#define CLKB 1
-#define CLKC 2
-#define CLKI 3
-#define CLKMAX 4
-
-#define CLKOUT 0
-#define CLKOUT1 1
-#define CLKOUT2 2
-#define CLKOUT3 3
-#define CLKOUTMAX 4
-
-#define BRRx_MASK(x) (0x3FF & x)
-
-static struct rsnd_mod_ops adg_ops = {
- .name = "adg",
-};
-
-struct rsnd_adg {
- struct clk *clk[CLKMAX];
- struct clk *clkout[CLKOUTMAX];
- struct clk_onecell_data onecell;
- struct rsnd_mod mod;
- int clk_rate[CLKMAX];
- u32 flags;
- u32 ckr;
- u32 rbga;
- u32 rbgb;
-
- int rbga_rate_for_441khz; /* RBGA */
- int rbgb_rate_for_48khz; /* RBGB */
-};
-
-#define LRCLK_ASYNC (1 << 0)
-#define AUDIO_OUT_48 (1 << 1)
-
-#define for_each_rsnd_clk(pos, adg, i) \
- for (i = 0; \
- (i < CLKMAX) && \
- ((pos) = adg->clk[i]); \
- i++)
-#define for_each_rsnd_clkout(pos, adg, i) \
- for (i = 0; \
- (i < CLKOUTMAX) && \
- ((pos) = adg->clkout[i]); \
- i++)
-#define rsnd_priv_to_adg(priv) ((struct rsnd_adg *)(priv)->adg)
-
-static const char * const clk_name[] = {
- [CLKA] = "clk_a",
- [CLKB] = "clk_b",
- [CLKC] = "clk_c",
- [CLKI] = "clk_i",
-};
-
-static u32 rsnd_adg_calculate_rbgx(unsigned long div)
-{
- int i, ratio;
-
- if (!div)
- return 0;
-
- for (i = 3; i >= 0; i--) {
- ratio = 2 << (i * 2);
- if (0 == (div % ratio))
- return (u32)((i << 8) | ((div / ratio) - 1));
- }
-
- return ~0;
-}
-
-static u32 rsnd_adg_ssi_ws_timing_gen2(struct rsnd_dai_stream *io)
-{
- struct rsnd_mod *ssi_mod = rsnd_io_to_mod_ssi(io);
- int id = rsnd_mod_id(ssi_mod);
- int ws = id;
-
- if (rsnd_ssi_is_pin_sharing(io)) {
- switch (id) {
- case 1:
- case 2:
- case 9:
- ws = 0;
- break;
- case 4:
- ws = 3;
- break;
- case 8:
- ws = 7;
- break;
- }
- }
-
- return (0x6 + ws) << 8;
-}
-
-static void __rsnd_adg_get_timesel_ratio(struct rsnd_priv *priv,
- struct rsnd_dai_stream *io,
- unsigned int target_rate,
- unsigned int *target_val,
- unsigned int *target_en)
-{
- struct rsnd_adg *adg = rsnd_priv_to_adg(priv);
- struct device *dev = rsnd_priv_to_dev(priv);
- int idx, sel, div, step;
- unsigned int val, en;
- unsigned int min, diff;
- unsigned int sel_rate[] = {
- adg->clk_rate[CLKA], /* 0000: CLKA */
- adg->clk_rate[CLKB], /* 0001: CLKB */
- adg->clk_rate[CLKC], /* 0010: CLKC */
- adg->rbga_rate_for_441khz, /* 0011: RBGA */
- adg->rbgb_rate_for_48khz, /* 0100: RBGB */
- };
-
- min = ~0;
- val = 0;
- en = 0;
- for (sel = 0; sel < ARRAY_SIZE(sel_rate); sel++) {
- idx = 0;
- step = 2;
-
- if (!sel_rate[sel])
- continue;
-
- for (div = 2; div <= 98304; div += step) {
- diff = abs(target_rate - sel_rate[sel] / div);
- if (min > diff) {
- val = (sel << 8) | idx;
- min = diff;
- en = 1 << (sel + 1); /* fixme */
- }
-
- /*
- * step of 0_0000 / 0_0001 / 0_1101
- * are out of order
- */
- if ((idx > 2) && (idx % 2))
- step *= 2;
- if (idx == 0x1c) {
- div += step;
- step *= 2;
- }
- idx++;
- }
- }
-
- if (min == ~0) {
- dev_err(dev, "no Input clock\n");
- return;
- }
-
- *target_val = val;
- if (target_en)
- *target_en = en;
-}
-
-static void rsnd_adg_get_timesel_ratio(struct rsnd_priv *priv,
- struct rsnd_dai_stream *io,
- unsigned int in_rate,
- unsigned int out_rate,
- u32 *in, u32 *out, u32 *en)
-{
- struct snd_pcm_runtime *runtime = rsnd_io_to_runtime(io);
- unsigned int target_rate;
- u32 *target_val;
- u32 _in;
- u32 _out;
- u32 _en;
-
- /* default = SSI WS */
- _in =
- _out = rsnd_adg_ssi_ws_timing_gen2(io);
-
- target_rate = 0;
- target_val = NULL;
- _en = 0;
- if (runtime->rate != in_rate) {
- target_rate = out_rate;
- target_val = &_out;
- } else if (runtime->rate != out_rate) {
- target_rate = in_rate;
- target_val = &_in;
- }
-
- if (target_rate)
- __rsnd_adg_get_timesel_ratio(priv, io,
- target_rate,
- target_val, &_en);
-
- if (in)
- *in = _in;
- if (out)
- *out = _out;
- if (en)
- *en = _en;
-}
-
-int rsnd_adg_set_cmd_timsel_gen2(struct rsnd_mod *cmd_mod,
- struct rsnd_dai_stream *io)
-{
- struct rsnd_priv *priv = rsnd_mod_to_priv(cmd_mod);
- struct rsnd_adg *adg = rsnd_priv_to_adg(priv);
- struct rsnd_mod *adg_mod = rsnd_mod_get(adg);
- int id = rsnd_mod_id(cmd_mod);
- int shift = (id % 2) ? 16 : 0;
- u32 mask, val;
-
- rsnd_adg_get_timesel_ratio(priv, io,
- rsnd_src_get_in_rate(priv, io),
- rsnd_src_get_out_rate(priv, io),
- NULL, &val, NULL);
-
- val = val << shift;
- mask = 0x0f1f << shift;
-
- rsnd_mod_bset(adg_mod, CMDOUT_TIMSEL, mask, val);
-
- return 0;
-}
-
-int rsnd_adg_set_src_timesel_gen2(struct rsnd_mod *src_mod,
- struct rsnd_dai_stream *io,
- unsigned int in_rate,
- unsigned int out_rate)
-{
- struct rsnd_priv *priv = rsnd_mod_to_priv(src_mod);
- struct rsnd_adg *adg = rsnd_priv_to_adg(priv);
- struct rsnd_mod *adg_mod = rsnd_mod_get(adg);
- u32 in, out;
- u32 mask, en;
- int id = rsnd_mod_id(src_mod);
- int shift = (id % 2) ? 16 : 0;
-
- rsnd_mod_confirm_src(src_mod);
-
- rsnd_adg_get_timesel_ratio(priv, io,
- in_rate, out_rate,
- &in, &out, &en);
-
- in = in << shift;
- out = out << shift;
- mask = 0x0f1f << shift;
-
- rsnd_mod_bset(adg_mod, SRCIN_TIMSEL(id / 2), mask, in);
- rsnd_mod_bset(adg_mod, SRCOUT_TIMSEL(id / 2), mask, out);
-
- if (en)
- rsnd_mod_bset(adg_mod, DIV_EN, en, en);
-
- return 0;
-}
-
-static void rsnd_adg_set_ssi_clk(struct rsnd_mod *ssi_mod, u32 val)
-{
- struct rsnd_priv *priv = rsnd_mod_to_priv(ssi_mod);
- struct rsnd_adg *adg = rsnd_priv_to_adg(priv);
- struct rsnd_mod *adg_mod = rsnd_mod_get(adg);
- struct device *dev = rsnd_priv_to_dev(priv);
- int id = rsnd_mod_id(ssi_mod);
- int shift = (id % 4) * 8;
- u32 mask = 0xFF << shift;
-
- rsnd_mod_confirm_ssi(ssi_mod);
-
- val = val << shift;
-
- /*
- * SSI 8 is not connected to ADG.
- * it works with SSI 7
- */
- if (id == 8)
- return;
-
- rsnd_mod_bset(adg_mod, AUDIO_CLK_SEL(id / 4), mask, val);
-
- dev_dbg(dev, "AUDIO_CLK_SEL is 0x%x\n", val);
-}
-
-int rsnd_adg_clk_query(struct rsnd_priv *priv, unsigned int rate)
-{
- struct rsnd_adg *adg = rsnd_priv_to_adg(priv);
- struct clk *clk;
- int i;
- int sel_table[] = {
- [CLKA] = 0x1,
- [CLKB] = 0x2,
- [CLKC] = 0x3,
- [CLKI] = 0x0,
- };
-
- /*
- * find suitable clock from
- * AUDIO_CLKA/AUDIO_CLKB/AUDIO_CLKC/AUDIO_CLKI.
- */
- for_each_rsnd_clk(clk, adg, i) {
- if (rate == adg->clk_rate[i])
- return sel_table[i];
- }
-
- /*
- * find divided clock from BRGA/BRGB
- */
- if (rate == adg->rbga_rate_for_441khz)
- return 0x10;
-
- if (rate == adg->rbgb_rate_for_48khz)
- return 0x20;
-
- return -EIO;
-}
-
-int rsnd_adg_ssi_clk_stop(struct rsnd_mod *ssi_mod)
-{
- rsnd_adg_set_ssi_clk(ssi_mod, 0);
-
- return 0;
-}
-
-int rsnd_adg_ssi_clk_try_start(struct rsnd_mod *ssi_mod, unsigned int rate)
-{
- struct rsnd_priv *priv = rsnd_mod_to_priv(ssi_mod);
- struct rsnd_adg *adg = rsnd_priv_to_adg(priv);
- struct device *dev = rsnd_priv_to_dev(priv);
- struct rsnd_mod *adg_mod = rsnd_mod_get(adg);
- int data;
- u32 ckr = 0;
-
- data = rsnd_adg_clk_query(priv, rate);
- if (data < 0)
- return data;
-
- rsnd_adg_set_ssi_clk(ssi_mod, data);
-
- if (rsnd_flags_has(adg, LRCLK_ASYNC)) {
- if (rsnd_flags_has(adg, AUDIO_OUT_48))
- ckr = 0x80000000;
- } else {
- if (0 == (rate % 8000))
- ckr = 0x80000000;
- }
-
- rsnd_mod_bset(adg_mod, BRGCKR, 0x80770000, adg->ckr | ckr);
- rsnd_mod_write(adg_mod, BRRA, adg->rbga);
- rsnd_mod_write(adg_mod, BRRB, adg->rbgb);
-
- dev_dbg(dev, "CLKOUT is based on BRG%c (= %dHz)\n",
- (ckr) ? 'B' : 'A',
- (ckr) ? adg->rbgb_rate_for_48khz :
- adg->rbga_rate_for_441khz);
-
- return 0;
-}
-
-void rsnd_adg_clk_control(struct rsnd_priv *priv, int enable)
-{
- struct rsnd_adg *adg = rsnd_priv_to_adg(priv);
- struct device *dev = rsnd_priv_to_dev(priv);
- struct clk *clk;
- int i, ret;
-
- for_each_rsnd_clk(clk, adg, i) {
- ret = 0;
- if (enable) {
- ret = clk_prepare_enable(clk);
-
- /*
- * We shouldn't use clk_get_rate() under
- * atomic context. Let's keep it when
- * rsnd_adg_clk_enable() was called
- */
- adg->clk_rate[i] = clk_get_rate(adg->clk[i]);
- } else {
- clk_disable_unprepare(clk);
- }
-
- if (ret < 0)
- dev_warn(dev, "can't use clk %d\n", i);
- }
-}
-
-static void rsnd_adg_get_clkin(struct rsnd_priv *priv,
- struct rsnd_adg *adg)
-{
- struct device *dev = rsnd_priv_to_dev(priv);
- struct clk *clk;
- int i;
-
- for (i = 0; i < CLKMAX; i++) {
- clk = devm_clk_get(dev, clk_name[i]);
- adg->clk[i] = IS_ERR(clk) ? NULL : clk;
- }
-}
-
-static void rsnd_adg_get_clkout(struct rsnd_priv *priv,
- struct rsnd_adg *adg)
-{
- struct clk *clk;
- struct device *dev = rsnd_priv_to_dev(priv);
- struct device_node *np = dev->of_node;
- struct property *prop;
- u32 ckr, rbgx, rbga, rbgb;
- u32 rate, div;
-#define REQ_SIZE 2
- u32 req_rate[REQ_SIZE] = {};
- uint32_t count = 0;
- unsigned long req_48kHz_rate, req_441kHz_rate;
- int i, req_size;
- const char *parent_clk_name = NULL;
- static const char * const clkout_name[] = {
- [CLKOUT] = "audio_clkout",
- [CLKOUT1] = "audio_clkout1",
- [CLKOUT2] = "audio_clkout2",
- [CLKOUT3] = "audio_clkout3",
- };
- int brg_table[] = {
- [CLKA] = 0x0,
- [CLKB] = 0x1,
- [CLKC] = 0x4,
- [CLKI] = 0x2,
- };
-
- ckr = 0;
- rbga = 2; /* default 1/6 */
- rbgb = 2; /* default 1/6 */
-
- /*
- * ADG supports BRRA/BRRB output only
- * this means all clkout0/1/2/3 will be same rate
- */
- prop = of_find_property(np, "clock-frequency", NULL);
- if (!prop)
- goto rsnd_adg_get_clkout_end;
-
- req_size = prop->length / sizeof(u32);
- if (req_size > REQ_SIZE) {
- dev_err(dev,
- "too many clock-frequency, use top %d\n", REQ_SIZE);
- req_size = REQ_SIZE;
- }
-
- of_property_read_u32_array(np, "clock-frequency", req_rate, req_size);
- req_48kHz_rate = 0;
- req_441kHz_rate = 0;
- for (i = 0; i < req_size; i++) {
- if (0 == (req_rate[i] % 44100))
- req_441kHz_rate = req_rate[i];
- if (0 == (req_rate[i] % 48000))
- req_48kHz_rate = req_rate[i];
- }
-
- if (req_rate[0] % 48000 == 0)
- rsnd_flags_set(adg, AUDIO_OUT_48);
-
- if (of_get_property(np, "clkout-lr-asynchronous", NULL))
- rsnd_flags_set(adg, LRCLK_ASYNC);
-
- /*
- * This driver is assuming that AUDIO_CLKA/AUDIO_CLKB/AUDIO_CLKC
- * have 44.1kHz or 48kHz base clocks for now.
- *
- * SSI itself can divide parent clock by 1/1 - 1/16
- * see
- * rsnd_adg_ssi_clk_try_start()
- * rsnd_ssi_master_clk_start()
- */
- adg->rbga_rate_for_441khz = 0;
- adg->rbgb_rate_for_48khz = 0;
- for_each_rsnd_clk(clk, adg, i) {
- rate = clk_get_rate(clk);
-
- if (0 == rate) /* not used */
- continue;
-
- /* RBGA */
- if (!adg->rbga_rate_for_441khz && (0 == rate % 44100)) {
- div = 6;
- if (req_441kHz_rate)
- div = rate / req_441kHz_rate;
- rbgx = rsnd_adg_calculate_rbgx(div);
- if (BRRx_MASK(rbgx) == rbgx) {
- rbga = rbgx;
- adg->rbga_rate_for_441khz = rate / div;
- ckr |= brg_table[i] << 20;
- if (req_441kHz_rate &&
- !rsnd_flags_has(adg, AUDIO_OUT_48))
- parent_clk_name = __clk_get_name(clk);
- }
- }
-
- /* RBGB */
- if (!adg->rbgb_rate_for_48khz && (0 == rate % 48000)) {
- div = 6;
- if (req_48kHz_rate)
- div = rate / req_48kHz_rate;
- rbgx = rsnd_adg_calculate_rbgx(div);
- if (BRRx_MASK(rbgx) == rbgx) {
- rbgb = rbgx;
- adg->rbgb_rate_for_48khz = rate / div;
- ckr |= brg_table[i] << 16;
- if (req_48kHz_rate &&
- rsnd_flags_has(adg, AUDIO_OUT_48))
- parent_clk_name = __clk_get_name(clk);
- }
- }
- }
-
- /*
- * ADG supports BRRA/BRRB output only.
- * this means all clkout0/1/2/3 will be * same rate
- */
-
- of_property_read_u32(np, "#clock-cells", &count);
- /*
- * for clkout
- */
- if (!count) {
- clk = clk_register_fixed_rate(dev, clkout_name[CLKOUT],
- parent_clk_name, 0, req_rate[0]);
- if (!IS_ERR(clk)) {
- adg->clkout[CLKOUT] = clk;
- of_clk_add_provider(np, of_clk_src_simple_get, clk);
- }
- }
- /*
- * for clkout0/1/2/3
- */
- else {
- for (i = 0; i < CLKOUTMAX; i++) {
- clk = clk_register_fixed_rate(dev, clkout_name[i],
- parent_clk_name, 0,
- req_rate[0]);
- if (!IS_ERR(clk))
- adg->clkout[i] = clk;
- }
- adg->onecell.clks = adg->clkout;
- adg->onecell.clk_num = CLKOUTMAX;
- of_clk_add_provider(np, of_clk_src_onecell_get,
- &adg->onecell);
- }
-
-rsnd_adg_get_clkout_end:
- adg->ckr = ckr;
- adg->rbga = rbga;
- adg->rbgb = rbgb;
-}
-
-#ifdef DEBUG
-static void rsnd_adg_clk_dbg_info(struct rsnd_priv *priv, struct rsnd_adg *adg)
-{
- struct device *dev = rsnd_priv_to_dev(priv);
- struct clk *clk;
- int i;
-
- for_each_rsnd_clk(clk, adg, i)
- dev_dbg(dev, "%s : %pa : %ld\n",
- clk_name[i], clk, clk_get_rate(clk));
-
- dev_dbg(dev, "BRGCKR = 0x%08x, BRRA/BRRB = 0x%x/0x%x\n",
- adg->ckr, adg->rbga, adg->rbgb);
- dev_dbg(dev, "BRGA (for 44100 base) = %d\n", adg->rbga_rate_for_441khz);
- dev_dbg(dev, "BRGB (for 48000 base) = %d\n", adg->rbgb_rate_for_48khz);
-
- /*
- * Actual CLKOUT will be exchanged in rsnd_adg_ssi_clk_try_start()
- * by BRGCKR::BRGCKR_31
- */
- for_each_rsnd_clkout(clk, adg, i)
- dev_dbg(dev, "clkout %d : %pa : %ld\n", i,
- clk, clk_get_rate(clk));
-}
-#else
-#define rsnd_adg_clk_dbg_info(priv, adg)
-#endif
-
-int rsnd_adg_probe(struct rsnd_priv *priv)
-{
- struct rsnd_adg *adg;
- struct device *dev = rsnd_priv_to_dev(priv);
- int ret;
-
- adg = devm_kzalloc(dev, sizeof(*adg), GFP_KERNEL);
- if (!adg)
- return -ENOMEM;
-
- ret = rsnd_mod_init(priv, &adg->mod, &adg_ops,
- NULL, 0, 0);
- if (ret)
- return ret;
-
- rsnd_adg_get_clkin(priv, adg);
- rsnd_adg_get_clkout(priv, adg);
- rsnd_adg_clk_dbg_info(priv, adg);
-
- priv->adg = adg;
-
- rsnd_adg_clk_enable(priv);
-
- return 0;
-}
-
-void rsnd_adg_remove(struct rsnd_priv *priv)
-{
- struct device *dev = rsnd_priv_to_dev(priv);
- struct device_node *np = dev->of_node;
- struct rsnd_adg *adg = priv->adg;
- struct clk *clk;
- int i;
-
- for_each_rsnd_clkout(clk, adg, i)
- if (adg->clkout[i])
- clk_unregister_fixed_rate(adg->clkout[i]);
-
- of_clk_del_provider(np);
-
- rsnd_adg_clk_disable(priv);
-}
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.