| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2023-06-05 | dt-bindings: xilinx: Switch xilinx.com emails to amd.com |   Michal Simek | 1 | -1/+1 |
| 2022-07-22 | dt-bindings: PCI: xilinx-cpm: Add Versal CPM5 Root Port |   Bharat Kumar Gogada | 1 | -1/+37 |
| 2022-06-01 | dt-bindings: PCI: xilinx-cpm: Fix reg property order | Bharat Kumar Gogada | 1 | -5/+5 |
| 2022-01-11 | dt-bindings: Drop required 'interrupt-parent' |   Rob Herring | 1 | -1/+0 |
| 2020-08-05 | PCI: xilinx-cpm: Add YAML schemas for Versal CPM Root Port | Bharat Kumar Gogada | 1 | -0/+99 |
 |
index : wireguard-linux | |
| WireGuard for the Linux kernel | Jason A. Donenfeld |
| aboutsummaryrefslogtreecommitdiffstatshomepage |