aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/arch/mips/include/asm
AgeCommit message (Expand)AuthorFilesLines
2014-11-24MIPS: Remove declaration of obsolete arch_init_clk_ops()Maarten ter Huurne1-3/+0
2014-11-24MIPS: atomic.h: Reformat to fit in 79 columnsMaciej W. Rozycki1-178/+179
2014-11-24MIPS: Apply `.insn' to fixup labels throughoutMaciej W. Rozycki2-0/+6
2014-11-24MIPS: Fix microMIPS LL/SC immediate offsetsMaciej W. Rozycki9-91/+126
2014-11-24MIPS: uaccess.h: Fix strnlen_user comment.Ralf Baechle1-4/+2
2014-11-24MIPS: Octeon: Mark octeon_model_get_string() with __initAaro Koskinen2-4/+1
2014-11-24MIPS: Octeon: Delete potentially dangerous feature checksAaro Koskinen2-95/+0
2014-11-24MIPS: Octeon: Move cvmx_fuse_read_byte()Aaro Koskinen1-19/+1
2014-11-24MIPS: ath25: add AR2315 PCI host controller driverSergey Ryazanov1-3/+21
2014-11-24MIPS: ath25: add board configuration detectionSergey Ryazanov1-0/+73
2014-11-24MIPS: ath25: Add basic AR2315 SoC supportSergey Ryazanov1-1/+9
2014-11-24MIPS: ath25: add common partsSergey Ryazanov4-0/+161
2014-11-24MIPS: ralink: add mt7628an supportJohn Crispin1-0/+11
2014-11-24MIPS: ralink: add support for MT7620nJohn Crispin1-5/+2
2014-11-24MIPS: ralink: cleanup the soc specific pinmux dataJohn Crispin4-33/+114
2014-11-24MIPS: ralink: add rt_sysc_m32 helperJohn Crispin1-0/+7
2014-11-24MIPS: ralink: add a helper for reading the ECO versionJohn Crispin1-0/+5
2014-11-24MIPS: lantiq: export soc typeJohn Crispin1-0/+2
2014-11-24clocksource: mips-gic: Use CPU notifiers to setup the timerAndrew Bresticker1-4/+1
2014-11-24clocksource: mips-gic: Combine with GIC clockevent driverAndrew Bresticker1-1/+1
2014-11-24MIPS: bcm3384: Initial commit of bcm3384 platform supportKevin Cernekee2-0/+72
2014-11-24MIPS: Create a helper function for DT setupKevin Cernekee1-0/+1
2014-11-24MIPS: BMIPS: Add PRId for BMIPS5200 (Whirlwind)Kevin Cernekee1-0/+1
2014-11-24MIPS: BMIPS: Let each platform customize the CPU1 IRQ maskKevin Cernekee1-0/+1
2014-11-24MIPS: Loongson1B: Some fixes/updates for LS1BKelvin Cheung6-8/+152
2014-11-24MIPS: Loongson1B: Fix reboot problem on LS1BKelvin Cheung1-7/+4
2014-11-24MIPS: BCM47XX: Clean up nvram headerRafał Miłecki1-34/+1
2014-11-24MIPS: ELF: Set FP mode according to .MIPS.abiflagsPaul Burton1-17/+33
2014-11-24MIPS: ELF: Add definition for the .MIPS.abiflags sectionPaul Burton1-0/+25
2014-11-24MIPS: Support for hybrid FPRsPaul Burton3-8/+46
2014-11-24MIPS: detect presence of the FRE & UFR bitsPaul Burton2-0/+5
2014-11-24MIPS: define bits introduced for hybrid FPRsPaul Burton1-0/+3
2014-11-24MIPS: Loongson-3: Add RS780/SBX00 HPET supportHuacai Chen1-0/+73
2014-11-24MIPS: Loongson: Improve LEFI firmware interfaceHuacai Chen6-8/+107
2014-11-24MIPS: Loongson: Allow booting from any coreHuacai Chen3-4/+6
2014-11-24MIPS: Loongson-3: Add PHYS48_TO_HT40 supportHuacai Chen1-3/+3
2014-11-24MIPS: Remove __strlen_user().Ralf Baechle1-27/+0
2014-11-24MIPS: BCM47XX: Make ssb init NVRAM instead of bcm47xx polling itRafał Miłecki1-0/+1
2014-11-24MIPS: Move gic.h to include/linux/irqchip/mips-gic.hAndrew Bresticker3-327/+2
2014-11-24irqchip: mips-gic: Use proper iomem accessorsAndrew Bresticker1-65/+7
2014-11-24irqchip: mips-gic: Export function to read counter widthAndrew Bresticker1-0/+1
2014-11-24irqchip: mips-gic: Remove unnecessary globalsAndrew Bresticker1-5/+0
2014-11-24irqchip: mips-gic: Support local interruptsAndrew Bresticker3-9/+34
2014-11-24irqchip: mips-gic: Use separate edge/level irq_chipsAndrew Bresticker1-1/+0
2014-11-24irqchip: mips-gic: Probe for number of external interruptsAndrew Bresticker3-2/+2
2014-11-24irqchip: mips-gic: Stop using per-platform mapping tablesAndrew Bresticker3-40/+22
2014-11-24irqchip: mips-gic: Use IRQ domainsAndrew Bresticker1-1/+0
2014-11-24irqchip: mips-gic: Implement irq_set_type callbackAndrew Bresticker1-0/+9
2014-11-24irqchip: mips-gic: Remove platform irq_ack/irq_eoi callbacksAndrew Bresticker1-2/+0
2014-11-24MIPS: Move MIPS_GIC_IRQ_BASE into platform irq.hAndrew Bresticker3-4/+6
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.