aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/arch/riscv/include/asm/bitops.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2024-02-09work around gcc bugs with 'asm goto' with outputsLinus Torvalds1-4/+4
2024-01-17riscv: Optimize hweight API with Zbb extensionXiao Wang1-1/+3
2023-11-10Merge tag 'riscv-for-linus-6.7-mw2' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linuxLinus Torvalds1-3/+251
2023-11-09riscv: Optimize bitops with Zbb extensionXiao Wang1-3/+251
2023-10-18mm: delete checks for xor_unlock_is_negative_byte()Matthew Wilcox (Oracle)1-1/+0
2023-10-18riscv: implement xor_unlock_is_negative_byteMatthew Wilcox (Oracle)1-0/+13
2022-01-15include: move find.h from asm_generic to linuxYury Norov1-1/+0
2019-06-17Merge tag 'riscv-for-v5.2/fixes-rc6' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linuxLinus Torvalds1-5/+0
2019-06-17riscv: remove unused barrier definesRolf Eike Beer1-5/+0
2019-06-05treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner1-9/+1
2017-11-28RISC-V: __test_and_op_bit_ord should be strongly orderedPalmer Dabbelt1-1/+1
2017-09-26RISC-V: Atomic and Locking CodePalmer Dabbelt1-0/+218