aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/arch/riscv/kernel/probes/simulate-insn.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2023-11-05riscv: kprobes: allow writing to x0Nam Cao1-1/+1
2023-08-16riscv: kprobes: simulate c.beqz and c.bnezNam Cao1-0/+44
2023-08-16riscv: kprobes: simulate c.jr and c.jalr instructionsNam Cao1-0/+37
2023-08-16riscv: kprobes: simulate c.j instructionNam Cao1-0/+24
2023-02-14Merge patch series "dt-bindings: Add a cpu-capacity property for RISC-V"Palmer Dabbelt1-2/+2
2023-01-24riscv/kprobe: Fix instruction simulation of JALRLiao Chang1-2/+2
2022-12-29RISC-V: kprobes: use central defined funct3 constantsHeiko Stuebner1-13/+6
2021-07-21riscv: kprobes: implement the branch instructionsChen Lifu1-0/+78
2021-07-21riscv: kprobes: implement the auipc instructionChen Lifu1-0/+34
2021-01-14riscv: Add kprobes supportedGuo Ren1-0/+85