aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/arch/riscv/mm/dma-noncoherent.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2023-12-12iommu: Remove struct iommu_ops *iommu from arch_setup_dma_ops()Jason Gunthorpe1-1/+1
2023-11-07riscv: split cache ops out of dma-noncoherent.cChristoph Hellwig1-15/+0
2023-11-05RISC-V: capitalise CMO op macrosConor Dooley1-4/+4
2023-09-08Merge patch series "Add non-coherent DMA support for AX45MP"Palmer Dabbelt1-0/+43
2023-09-08Merge patch series "riscv: dma-mapping: unify support for cache flushes"Palmer Dabbelt1-9/+51
2023-09-01riscv: mm: dma-noncoherent: nonstandard cache operations supportLad Prabhakar1-0/+43
2023-09-01riscv: dma-mapping: switch over to generic implementationLad Prabhakar1-9/+51
2023-09-01riscv: dma-mapping: skip invalidation before bidirectional DMAArnd Bergmann1-1/+1
2023-09-01riscv: dma-mapping: only invalidate after DMA, not flushArnd Bergmann1-1/+1
2023-08-23riscv: allow kmalloc() caches aligned to the smallest valueJisheng Zhang1-0/+8
2023-07-06riscv: mm: mark noncoherent_supported as __ro_after_initJisheng Zhang1-1/+1
2022-10-21RISC-V: Fix compilation without RISCV_ISA_ZICBOMAndrew Jones1-41/+0
2022-10-02RISC-V: KVM: Provide UAPI for Zicbom block sizeAndrew Jones1-0/+2
2022-09-13RISC-V: Clean up the Zicbom block size probingPalmer Dabbelt1-10/+13
2022-08-10riscv: implement Zicbom-based CMO instructions + the t-head variantPalmer Dabbelt1-0/+116
2022-07-28riscv: Add support for non-coherent devices using zicbom extensionHeiko Stuebner1-0/+112