aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/arch/sh/kernel/cpu/sh4a/clock-sh7785.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2018-12-28sh: sh4a: convert to SPDX identifiersKuninori Morimoto1-4/+1
2015-12-17sh: Rename sci_ick and sci_fck clock to fckLaurent Pinchart1-6/+6
2015-05-06SH: use clkdev_add_table()Russell King1-2/+2
2014-05-11sh: Switch to new style TMU deviceLaurent Pinchart1-6/+2
2012-06-28sh: Convert sh_clk_mstp32_register to sh_clk_mstp_registerNobuhiro Iwamatsu1-1/+1
2012-03-27Merge tag 'timer' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-socLinus Torvalds1-1/+1
2012-03-12sh: sh4a sh_clk_ops renameMagnus Damm1-1/+1
2012-03-07sh: fix up the ubc clock definition for sh7785.Thomas Schwinge1-1/+1
2011-07-11sh: move CLKDEV_xxx_ID macro to sh_clk.hKuninori Morimoto1-3/+0
2011-07-11sh: clock-sh7785: add CLKDEV_ICK_ID for cleanupKuninori Morimoto1-62/+16
2010-11-26ARM: 6483/1: arm & sh: factorised duplicated clkdev.cJean-Christop PLAGNIOL-VILLARD1-1/+1
2010-05-13sh: switch sh7785 to clkdevMagnus Damm1-4/+4
2010-05-13sh: get rid of div4 clock nameMagnus Damm1-10/+10
2010-05-13sh: sh7785 div4 clkdev lookupMagnus Damm1-0/+10
2010-05-13sh: get rid of mstp32 clock name and idMagnus Damm1-21/+21
2010-05-13sh: sh7785 mstp32 clkdev lookupMagnus Damm1-0/+47
2010-05-13sh: sh7785 mstp32 index reworkMagnus Damm1-29/+35
2010-03-29sh: sh7785 clkdev lookups.Paul Mundt1-1/+38
2010-03-10serial: sh-sci: clkdev updates for MSTP gating.Paul Mundt1-6/+6
2010-02-22sh: introduce struct clk_div4_tableMagnus Damm1-1/+5
2009-06-11sh: rework mode pin codeMagnus Damm1-1/+1
2009-06-01sh: hook up shared div4 clock code to sh7785Magnus Damm1-159/+48
2009-06-01sh: hook up shared mstp32 clock code to sh7785Magnus Damm1-55/+25
2009-06-01sh: sh7785 pll configuration from mode pinMagnus Damm1-6/+6
2009-05-26sh: use shared frequency tables on sh7785Magnus Damm1-65/+12
2009-05-26sh: add pll_clk to sh7785Magnus Damm1-15/+33
2009-05-14sh: clkfwk: Add MSTP bits to SH7785 clock framework.Paul Mundt1-0/+63
2009-05-13sh: clkfwk: rate table construction and rounding for SH7785.Paul Mundt1-13/+96
2009-05-13sh: clkfwk: Update SH7785 for refactored clock framework.Paul Mundt1-101/+102
2009-05-13sh: clkfwk: Rework legacy CPG clock handling.Paul Mundt1-1/+4
2009-05-12sh: clkfwk: Use arch_clk_init() for on-chip clock registration.Paul Mundt1-2/+1
2009-05-12sh: clkfwk: Tidy up on-chip clock registration and rate propagation.Paul Mundt1-12/+3
2009-05-12sh: clkfwk: Consolidate the ALWAYS_ENABLED / NEEDS_INIT mess.Paul Mundt1-3/+3
2009-05-12sh: clkfwk: Make recalc return an unsigned long.Paul Mundt1-12/+12
2008-05-16sh: fix sh7785 master clock valueYoshihiro Shimoda1-1/+1
2007-05-07sh: Add SH7785 Highlander board support (R7785RP).Paul Mundt1-0/+162
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.