aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/clk/imx/clk-imx7d.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2023-01-29clk: imx: remove clk_count of imx_register_uart_clocksPeng Fan1-1/+1
2022-11-25clk: imx: rename imx_obtain_fixed_clk_hw() to imx_get_clk_hw_by_name()Dario Binacchi1-2/+2
2022-04-12clk: imx: Remove the snvs clockJacky Bai1-1/+0
2022-03-04clk: imx7d: Remove audio_mclk_root_clkAbel Vesa1-1/+0
2021-04-04clk: imx: Fix reparenting of UARTs not associated with stdoutAdam Ford1-21/+1
2020-09-07clk: imx: fix i.MX7D peripheral clk mux flagsPeng Fan1-65/+66
2020-08-22clk: imx: Explicitly include bits.hAnson Huang1-0/+1
2020-03-16clk: imx7d: Add PXP clockLaurent Pinchart1-0/+1
2019-10-28clk: imx: imx7d: use imx_obtain_fixed_clk_hw to simplify codePeng Fan1-2/+2
2019-07-17Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linuxLinus Torvalds1-484/+500
2019-07-12Merge branches 'clk-rpi-cpufreq', 'clk-tegra', 'clk-simplify-provider.h', 'clk-sprd' and 'clk-at91' into clk-nextStephen Boyd1-0/+1
2019-07-12clk: consoldiate the __clk_get_hw() declarationsStephen Rothwell1-0/+1
2019-06-07clk: imx7d: Switch to clk_hw based APIAbel Vesa1-484/+499
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 159Thomas Gleixner1-7/+1
2019-04-29clk: imx: correct i.MX7D AV PLL num/denom offsetAnson Huang1-2/+2
2019-03-08Merge branches 'clk-of-refcount', 'clk-mmio-fixed-clock', 'clk-remove-clps', 'clk-socfpga-parent' and 'clk-struct-size' into clk-nextStephen Boyd1-0/+1
2018-12-28clk: imx7d: fix refcount leak in imx7d_clocks_init()Yangtao Li1-0/+1
2018-11-06clk: imx7d: remove UART1 clock settingAnson Huang1-3/+0
2018-10-17clk: imx7d: remove CLK_IS_CRITICAL flag for arm_a7_root_clkAnson Huang1-1/+1
2018-10-16clk: imx: imx7d: remove clks_init_on arrayAnson Huang1-19/+8
2018-10-16clk: imx: imx7d: remove unnecessary clocks from clks_init_on arrayAnson Huang1-2/+1
2018-07-09clk: imx7d: add IMX7D_MU_ROOT_CLKOleksij Rempel1-0/+1
2018-06-04Merge branches 'clk-imx7d', 'clk-hisi-stub', 'clk-mvebu', 'clk-imx6-epit' and 'clk-debugfs-simple' into clk-nextStephen Boyd1-1/+3
2018-06-01clk: imx7d: reset parent for mipi csi rootRui Miguel Silva1-0/+2
2018-06-01clk: imx7d: fix mipi dphy div parentRui Miguel Silva1-1/+1
2018-06-01clk: imx7d: correct enet clock CCGR registersAnson Huang1-4/+6
2018-06-01clk: imx7d: correct enet phy ref clock gatesAnson Huang1-2/+1
2018-04-06clk: imx7d: Move clks_init_on before any clock operationsDong Aisheng1-7/+7
2018-04-06clk: imx7d: Correct ahb clk parent selectAnson Huang1-1/+1
2018-04-06clk: imx7d: Correct dram pll typeAnson Huang1-1/+3
2018-04-06clk: imx7d: Add USB clock informationPeter Chen1-1/+8
2018-03-14Merge tag 'clk-imx-4.17-misc' of git://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux into clk-imxStephen Boyd1-40/+44
2018-03-01clk: imx: imx7d: correct video pll clock treeAnson Huang1-40/+44
2018-02-28clk: imx: imx7d: add the Keypad Port module clockStefan Agner1-0/+1
2018-02-28clk: imx7d: add CAAM clockRui Miguel Silva1-0/+1
2018-02-22clk: imx: imx7d: add the snvs clockAnson Huang1-0/+1
2017-11-02clk: imx: imx7d: Remove ARM_M0 clockAdriana Reus1-9/+0
2017-11-02clk: imx: imx7d: Fix parent clock for OCRAM_CLKAdriana Reus1-1/+1
2017-08-30clk: imx: constify clk_div_tableArvind Yadav1-2/+2
2017-06-19clk: imx7d: create clocks behind rawnand clock gateStefan Agner1-2/+4
2017-06-01clk: imx7d: Fix the powerdown bit location of PLL DDRFabio Estevam1-1/+1
2017-04-19clk: imx7d: fix USDHC NAND clockStefan Agner1-2/+1
2017-04-19clk: imx7d: add the missing ipg_root_clkDong Aisheng1-1/+2
2017-04-19clk: clk-imx7d: fix ahb clk definitionDong Aisheng1-3/+2
2017-01-20clk: imx7d: Add the OCOTP clockFabio Estevam1-0/+1
2016-08-30clk: imx7d: Add PLL_AUDIO_TEST_DIV/POST_DIV clocksFabio Estevam1-40/+61
2016-08-19clk: imx7d: Add SAI IPG clocksFabio Estevam1-3/+10
2016-08-19clk: imx7d: Add the clock for SDMAFabio Estevam1-0/+1
2016-08-11clk: imx7d: do not set the parent of IMX7D_ENET_AXI_ROOT_SRCFabio Estevam1-2/+0
2016-07-12clk: imx7d: do not set parent of ethernet time/ref clocksStefan Agner1-9/+0