aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/clk/mediatek/clk-mt8135.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2023-05-10clk: mediatek: Make mtk_clk_simple_remove() return voidUwe Kleine-König1-1/+1
2023-03-13clk: mediatek: mt8135: Convert to simple probe and enable module buildAngeloGioacchino Del Regno1-101/+75
2023-03-13clk: mediatek: mt8135: Join root_clk_alias and top_divs arraysAngeloGioacchino Del Regno1-6/+1
2023-03-13clk: mediatek: mt8135: Properly use CLK_IS_CRITICAL flagAngeloGioacchino Del Regno1-6/+8
2023-03-13clk: mediatek: mt8135: Move apmixedsys to its own fileAngeloGioacchino Del Regno1-46/+0
2023-03-13clk: mediatek: Add MODULE_LICENSE() where missingAngeloGioacchino Del Regno1-0/+1
2023-03-13clk: mediatek: Consistently use GATE_MTK() macroAngeloGioacchino Del Regno1-24/+6
2023-01-30clk: mediatek: clk-mtk: Propagate struct device for compositesAngeloGioacchino Del Regno1-4/+6
2023-01-30clk: mediatek: clk-gate: Propagate struct device with mtk_clk_register_gates()AngeloGioacchino Del Regno1-4/+4
2022-06-15clk: mediatek: reset: Support nonsequence base offsets of reset registersRex-BC Chen1-4/+7
2022-06-15clk: mediatek: reset: Revise structure to control reset registerRex-BC Chen1-2/+17
2022-06-15clk: mediatek: reset: Merge and revise reset register functionRex-BC Chen1-2/+2
2022-05-19clk: mediatek: Replace 'struct clk' with 'struct clk_hw'Chen-Yu Tsai1-9/+9
2022-05-18clk: mediatek: use en_mask as a pure div_en_maskChun-Jie Chen1-10/+10
2022-02-17clk: mediatek: pll: Split definitions into separate header fileChen-Yu Tsai1-1/+2
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174Thomas Gleixner1-9/+1
2015-07-20clk: mediatek: Properly include clk.hStephen Boyd1-0/+1
2015-06-04clk: mediatek: Fix apmixedsys clock registrationJames Liao1-1/+1
2015-05-05clk: mediatek: Add basic clocks for Mediatek MT8135.James Liao1-0/+644