aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/clk/mediatek/clk-mt8167-aud.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2023-07-19clk: Explicitly include correct DT includesRob Herring1-3/+1
2023-05-10clk: mediatek: Make mtk_clk_simple_remove() return voidUwe Kleine-König1-1/+1
2023-03-13clk: mediatek: Add MODULE_DEVICE_TABLE() where appropriateAngeloGioacchino Del Regno1-0/+1
2023-03-13clk: mediatek: Add MODULE_LICENSE() where missingAngeloGioacchino Del Regno1-0/+1
2023-03-13clk: mediatek: Consistently use GATE_MTK() macroAngeloGioacchino Del Regno1-8/+3
2023-03-13clk: mediatek: mt8167: Convert to mtk_clk_simple_{probe,remove}()AngeloGioacchino Del Regno1-14/+17
2023-03-13clk: mediatek: mt8167: Remove __initconst annotation from arraysAngeloGioacchino Del Regno1-1/+1
2023-01-30clk: mediatek: clk-gate: Propagate struct device with mtk_clk_register_gates()AngeloGioacchino Del Regno1-1/+1
2022-05-19clk: mediatek: Replace 'struct clk' with 'struct clk_hw'Chen-Yu Tsai1-2/+2
2020-10-13clk: mediatek: Add MT8167 clock supportFabien Parent1-0/+66