aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2025-03-01clk: samsung: introduce Exynos2200 clock driverIvaylo Ivanov2-0/+3929
2025-03-01clk: samsung: clk-pll: add support for pll_4311Ivaylo Ivanov2-0/+2
2025-02-27clk: mediatek: Add SMI LARBs reset for MT8188Friday Yang3-0/+49
2025-02-27clk: rockchip: rk3528: Add reset lookup tableJonas Karlman4-1/+310
2025-02-26clk: mediatek: mt8188-vdo1: Add VDO1_DPI1_HDMI clock for hdmitxAngeloGioacchino Del Regno1-0/+11
2025-02-26clk: qcom: dispcc-sm8750: Drop incorrect CLK_SET_RATE_PARENT on byte intf parentKrzysztof Kozlowski1-2/+0
2025-02-26clk: check for disabled clock-provider in of_clk_get_hw_from_clkspec()Heiko Stuebner1-0/+4
2025-02-26clk: rockchip: Add clock controller driver for RK3528 SoCYao Zi4-0/+1142
2025-02-26clk: rockchip: Add PLL flag ROCKCHIP_PLL_FIXED_MODEYao Zi2-4/+8
2025-02-26clk: rockchip: rk3328: fix wrong clk_ref_usb3otg parentPeter Geis1-1/+1
2025-02-26clk: rockchip: rk3568: mark hclk_vi as criticalMichael Riesch1-0/+1
2025-02-26clk: rockchip: rk3188: use PCLK_CIF0/1 clock IDs on RK3066Val Packett1-2/+2
2025-02-23clk: sunxi-ng: h616: Reparent GPU clock during frequency changesPhilippe Simons1-1/+35
2025-02-22clk: sunxi-ng: h616: Add clock/reset for LCD TCONChris Morgan2-1/+25
2025-02-20clk: renesas: r9a09g047: Add CANFD clocks and resetsBiju Das1-0/+10
2025-02-20clk: renesas: r9a09g047: Add CRU0 clocks and resetsTommaso Merciai1-0/+24
2025-02-18clk: renesas: rzv2h: Update error messageLad Prabhakar1-2/+2
2025-02-18clk: renesas: rzg2l: Update error messageLad Prabhakar1-2/+2
2025-02-15clk: samsung: Fix UBSAN panic in samsung_clk_init()Will McVicker1-1/+1
2025-02-14clk: qcom: Add support for Video Clock Controller on QCS8300Imran Shaik1-0/+8
2025-02-14clk: qcom: Add support for GPU Clock Controller on QCS8300Imran Shaik1-1/+48
2025-02-14clk: qcom: ipq5018: allow it to be bulid on arm32Karl Chan1-1/+1
2025-02-14clk: qcom: ipq5424: fix software and hardware flow control error of UARTManikanta Mylavarapu1-5/+11
2025-02-14clk: qcom: clk-branch: Fix invert halt status bit check for votable clocksAjit Pandey1-2/+2
2025-02-14clk: qcom: gcc-sdm660: Add missing SDCC block resetsAlexey Minnekhanov1-0/+2
2025-02-14clk: qcom: smd-rpm: Add clocks for SDM429Daniil Titov1-0/+32
2025-02-14clk: qcom: dispcc-sm8750: Allow dumping regmapKrzysztof Kozlowski1-1/+1
2025-02-14clk: qcom: Add missing header includesKrzysztof Kozlowski36-0/+38
2025-02-14clk: qcom: Drop unused header includesKrzysztof Kozlowski36-52/+1
2025-02-14clk: qcom: clk-alpha-pll: Do not use random stack value for recalc rateKrzysztof Kozlowski1-16/+36
2025-02-07clk: qcom: Support attaching GDSCs to multiple parentsBryan O'Donoghue3-0/+37
2025-02-07clk: qcom: common: Add support for power-domain attachmentBryan O'Donoghue1-0/+5
2025-02-07clk: qcom: gdsc: Capture pm_genpd_add_subdomain result codeBryan O'Donoghue1-13/+27
2025-02-07clk: qcom: gdsc: Release pm subdomains in reverse add orderBryan O'Donoghue1-1/+1
2025-02-07clk: qcom: camcc-sm8250: Use clk_rcg2_shared_ops for some RCGsJordan Crouse1-28/+28
2025-02-04clk: qcom: gcc-x1e80100: Unregister GCC_GPU_CFG_AHB_CLK/GCC_DISP_XO_CLKKonrad Dybcio1-30/+0
2025-02-04clk: samsung: Fix spelling mistake "stablization" -> "stabilization"Colin Ian King1-1/+1
2025-02-04clk: samsung: exynos990: Add CMU_PERIS blockIgor Belwon1-1/+179
2025-02-03clk: renesas: r9a09g047: Add ICU clock/resetBiju Das1-0/+3
2025-02-03clk: renesas: r9a07g043: Fix HP clock source for RZ/FiveLad Prabhakar1-0/+7
2025-02-03clk: renesas: r9a09g047: Add SDHI clocks/resetsBiju Das1-0/+31
2025-02-03clk: renesas: r8a779h0: Add VSPX clockNiklas Söderlund1-0/+1
2025-02-03clk: renesas: r8a779h0: Add FCPVX clockNiklas Söderlund1-0/+1
2025-02-03clk: renesas: r8a08g045: Check the source of the CPU PLL settingsClaudiu Beznea3-6/+22
2025-02-03clk: renesas: r9a09g047: Add WDT clocks and resetsBiju Das1-0/+15
2025-02-03clk: renesas: r8a779h0: Add ISP core clocksNiklas Söderlund1-0/+1
2025-02-03clk: renesas: r8a779g0: Add ISP core clocksNiklas Söderlund1-0/+2
2025-02-03clk: renesas: r8a779a0: Add ISP core clocksNiklas Söderlund1-0/+4
2025-02-03clk: renesas: r8a779a0: Add FCPVX clocksNiklas Söderlund1-0/+4
2025-02-03clk: renesas: r9a07g044: Add clock and reset entry for DRP-AILad Prabhakar2-2/+55