aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/cxl/pci.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2025-04-18cxl: Fix devm host device for CXL fwctl initializationDave Jiang1-1/+1
2025-04-02Merge tag 'cxl-for-6.15' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxlLinus Torvalds1-1/+6
2025-03-17cxl: Add FWCTL support to CXLDave Jiang1-0/+4
2025-03-17Merge branch 'for-6.15/features' into cxl-for-nextDave Jiang1-0/+4
2025-02-26cxl: Add Get Supported Features command for kernel usageDave Jiang1-0/+4
2025-02-04cxl: Introduce 'struct cxl_dpa_partition' and 'struct cxl_range_info'Dan Williams1-1/+6
2025-01-22cxl/core/regs: Refactor out functions to count regblocks of given typeHuaisheng Ye1-1/+5
2024-12-10cxl/pci: Check dport->regs.rcd_pcie_cap availability before accessingLi Ming1-0/+3
2024-12-10cxl/pci: Fix potential bogus return value upon successful probingDavidlohr Bueso1-2/+1
2024-12-02module: Convert symbol namespace to string literalPeter Zijlstra1-1/+1
2024-11-08Merge branch 'cxl/for-6.13/dcd-prep' into cxl-for-nextDave Jiang1-4/+4
2024-11-08cxl/pci: Delay event buffer allocationIra Weiny1-4/+4
2024-10-28cxl/pci: Add sysfs attribute for CXL 1.1 device link statusKobayashi,Daisuke1-0/+78
2024-10-28cxl/core/regs: Add rcd_pcie_cap initializationKobayashi,Daisuke1-6/+19
2024-10-02move asm/unaligned.h to linux/unaligned.hAl Viro1-1/+1
2024-09-12cxl: Convert cxl_internal_send_cmd() to use 'struct cxl_mailbox' as inputDave Jiang1-2/+4
2024-09-12cxl: Move mailbox related bits to the same contextDave Jiang1-26/+52
2024-09-03cxl/port: Use __free() to drop put_device() for cxl_portLi Ming1-5/+2
2024-07-02cxl: add missing MODULE_DESCRIPTION() macrosJeff Johnson1-0/+1
2024-05-21Merge tag 'pci-v6.10-changes' of git://git.kernel.org/pub/scm/linux/kernel/git/pci/pciLinus Torvalds1-1/+23
2024-05-08cxl: Add post-reset warning if reset results in loss of previously committed HDM decodersDave Jiang1-0/+22
2024-05-08PCI/CXL: Move CXL Vendor ID to pci_ids.hDave Jiang1-1/+1
2024-05-01cxl/pci: Process CPER eventsIra Weiny1-1/+70
2024-02-20acpi/ghes: Remove CXL CPER notificationsDan Williams1-56/+1
2024-01-22cxl/pci: Skip irq features if MSI/MSI-X are not supportedIra Weiny1-11/+15
2024-01-09cxl/pci: Register for and process CPER eventsIra Weiny1-1/+57
2023-10-31Merge branch 'for-6.7/cxl' into cxl/nextDan Williams1-1/+4
2023-10-31Merge branch 'for-6.7/cxl-rch-eh' into cxl/nextDan Williams1-8/+6
2023-10-27cxl/core/regs: Rework cxl_map_pmu_regs() to use map->dev for devmRobert Richter1-1/+1
2023-10-27cxl/pci: Remove Component Register base address from struct cxl_dev_stateRobert Richter1-3/+0
2023-10-27cxl/pci: Store the endpoint's Component Register mappings in struct cxl_dev_stateRobert Richter1-4/+5
2023-10-27cxl/core/regs: Rename @dev to @host in struct cxl_register_mapRobert Richter1-1/+1
2023-10-06cxl/memdev: Fix sanitize vs decoder setup lockingDan Williams1-0/+5
2023-10-06cxl/pci: Fix sanitize notifier setupDan Williams1-0/+4
2023-10-06cxl/pci: Clarify devm host for memdev relative setupDan Williams1-2/+2
2023-10-06cxl/pci: Remove hardirq handler for cxl_request_irq()Dan Williams1-6/+6
2023-09-29cxl/pci: Cleanup 'sanitize' to always pollDan Williams1-35/+25
2023-09-29cxl/pci: Remove unnecessary device reference management in sanitize workDan Williams1-5/+0
2023-09-15cxl/pci: Update commentIra Weiny1-1/+4
2023-09-11cxl/pci: Replace host_bridge->native_aer with pcie_aer_is_native()Smita Koralahalli1-2/+1
2023-09-11cxl/pci: Fix appropriate checking for _OSC while handling CXL RAS registersSmita Koralahalli1-3/+3
2023-06-27cxl/pci: Use correct flag for sanitize pollingDavidlohr Bueso1-1/+1
2023-06-25Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxlDan Williams1-75/+46
2023-06-25Merge branch 'for-6.5/cxl-perf' into for-6.5/cxlDan Williams1-1/+25
2023-06-25Merge branch 'for-6.5/cxl-type-2' into for-6.5/cxlDan Williams1-93/+87
2023-06-25Merge branch 'for-6.5/cxl-fwupd' into for-6.5/cxlDan Williams1-0/+4
2023-06-25cxl: add a firmware update mechanism using the sysfs firmware loaderVishal Verma1-0/+4
2023-06-25cxl/mem: Wire up Sanitization supportDavidlohr Bueso1-0/+6
2023-06-25cxl/mbox: Add sanitization handling machineryDavidlohr Bueso1-3/+74
2023-06-25cxl/mbox: Allow for IRQ_NONE case in the isrDavidlohr Bueso1-2/+4
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.