aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/cxl
AgeCommit message (Expand)AuthorFilesLines
2026-02-04cxl: Enable AMD Zen5 address translation using ACPI PRMTRobert Richter5-0/+205
2026-02-03cxl/acpi: Prepare use of EFI runtime servicesRobert Richter1-2/+6
2026-02-03cxl: Introduce callback for HPA address ranges translationRobert Richter2-0/+25
2026-02-03cxl/region: Use region data to get the root decoderRobert Richter1-26/+24
2026-02-03cxl/region: Add @hpa_range argument to function cxl_calc_interleave_pos()Robert Richter1-6/+8
2026-02-03cxl/region: Separate region parameter setup and region constructionRobert Richter2-9/+26
2026-02-03cxl: Simplify cxl_root_ops allocation and handlingRobert Richter4-24/+18
2026-02-03cxl/region: Store HPA range in struct cxl_regionRobert Richter2-0/+9
2026-02-03cxl/region: Store root decoder in struct cxl_regionRobert Richter2-18/+21
2026-02-03cxl/region: Rename misleading variable name @hpa to @hpa_rangeRobert Richter1-13/+15
2026-02-02Merge branch 'for-7.0/cxl-aer-prep' into cxl-for-nextDave Jiang11-160/+302
2026-02-02cxl/port: Unify endpoint and switch port lookupDan Williams1-1/+11
2026-02-02cxl/port: Move endpoint component register management to cxl_portDan Williams4-67/+60
2026-02-02cxl/port: Map Port RAS registersTerry Bowman4-0/+29
2026-02-02cxl/port: Move dport RAS setup to dport add timeDan Williams6-26/+47
2026-02-02cxl/port: Move dport probe operations to a driver eventDan Williams5-74/+89
2026-02-02cxl/port: Move decoder setup before dport creationDan Williams1-12/+21
2026-02-02cxl/port: Cleanup dport removal with a devres groupDan Williams1-10/+61
2026-02-02cxl/port: Reduce number of @dport variables in cxl_port_add_dport()Dan Williams1-15/+23
2026-02-02cxl/port: Cleanup handling of the nr_dports 0 -> 1 transitionDan Williams1-16/+15
2026-01-30Merge branch 'for-7.0/cxl-misc' into cxl-for-nextDave Jiang1-2/+1
2026-01-29cxl: Fix premature commit_end increment on decoder commit failureYuxiong Wang1-2/+1
2026-01-23Merge branch 'for-7.0/cxl-init' into cxl-for-nextDave Jiang8-110/+199
2026-01-22Merge branch 'for-7.0/cxl-aer-prep' into cxl-for-nextDave Jiang12-425/+388
2026-01-22cxl/region: Use do_div() for 64-bit modulo operationAlison Schofield1-1/+2
2026-01-22cxl/region: Translate HPA to DPA and memdev in unaligned regionsAlison Schofield1-0/+46
2026-01-22cxl/region: Translate DPA->HPA in unaligned MOD3 regionsAlison Schofield1-5/+155
2026-01-22cxl/core: Fix cxl_dport debugfs EINJ entriesCheatham, Benjamin1-3/+5
2026-01-22cxl/acpi: Remove cxl_acpi_set_cache_size()Li Ming1-24/+5
2026-01-22cxl/hdm: Fix newline character in dev_err() messagesRobert Richter1-2/+2
2026-01-22cxl/pci: Remove outdated FIXME comment and BUILD_BUG_ONSamasth Norway Ananda1-7/+0
2026-01-22cxl: Update RAS handler interfaces to also support CXL PortsTerry Bowman3-17/+13
2026-01-22cxl/mem: Clarify @host for devm_cxl_add_nvdimm()Dan Williams3-8/+10
2026-01-22cxl/pci: Move CXL driver's RCH error handling into core/ras_rch.cTerry Bowman4-123/+125
2026-01-22PCI/AER: Replace PCIEAER_CXL symbol with CXL_RASDan Williams1-1/+1
2026-01-22cxl/pci: Remove CXL VH handling in CONFIG_PCIEAER_CXL conditional blocks from core/pci.cDave Jiang7-194/+232
2026-01-22cxl/pci: Remove unnecessary CXL RCH handling helper functionsTerry Bowman1-14/+2
2026-01-22cxl/pci: Remove unnecessary CXL Endpoint handling helper functionsTerry Bowman1-18/+8
2026-01-22PCI: Update CXL DVSEC definitionsTerry Bowman3-37/+37
2026-01-22PCI: Move CXL DVSEC definitions into uapi/linux/pci_regs.hTerry Bowman1-53/+0
2026-01-14ACPI: extlog: Trace CPER CXL Protocol Error SectionFabio M. De Francesco1-1/+2
2026-01-13cxl: Check for invalid addresses returned from translation functions on errorsRobert Richter2-9/+27
2026-01-12cxl/hdm: Fix potential infinite loop in __cxl_dpa_reserve()Li Ming1-1/+1
2026-01-09cxl/acpi: Restore HBIW check before dereferencing platform_dataAlison Schofield1-2/+9
2026-01-09cxl/port: Fix target list setup for multiple decoders sharing the same dportRobert Richter1-1/+1
2026-01-05cxl/region: fix format string for resource_size_tArnd Bergmann1-1/+1
2026-01-05cxl/mem: Introduce cxl_memdev_attach for CXL-dependent operationDan Williams4-11/+56
2026-01-05cxl/mem: Drop @host argument to devm_cxl_add_memdev()Dan Williams4-11/+9
2026-01-05cxl/mem: Convert devm_cxl_add_memdev() to scope-based-cleanupDan Williams1-26/+44
2026-01-05cxl/port: Arrange for always synchronous endpoint attachDan Williams3-43/+42
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.