aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/amd/amdgpu/mes_v11_0.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2025-04-07drm/amdgpu/mes11: optimize MES pipe FW version fetchingAlex Deucher1-0/+4
2025-03-13drm/amd/amdgpu: Fix MES init sequenceShaoyun Liu1-30/+29
2025-02-27drm/amdgpu/mes11: drop amdgpu_mes_suspend()/amdgpu_mes_resume() callsAlex Deucher1-13/+1
2025-02-25drm/amdgpu/mes: keep enforce isolation up to dateAlex Deucher1-0/+4
2025-02-25drm/amdgpu: correct the name of mes_pipe structureLikun Gao1-7/+7
2025-02-17drm/amdgpu/mes11: allocate hw_resource_1 buffer onceAlex Deucher1-26/+24
2025-02-12drm/amdgpu/mes: Add cleaner shader fence address handling in MES for GFX11Srinivasan Shanmugam1-6/+15
2025-02-12drm/amdgpu/mes11: fix set_hw_resources_1 calculationAlex Deucher1-1/+1
2025-02-12drm/amdgpu: add support for GC IP version 11.5.3Tim Huang1-0/+2
2024-12-10drm/amdgpu: reduce the mmio writes in kiq settingPrike Liang1-3/+1
2024-11-12drm/amd/amdgpu: limit single process inside MESShaoyun Liu1-0/+15
2024-11-11drm/amd/amdgpu: Increase MES log buffer to dump mes scratch datashaoyunl1-1/+11
2024-10-22drm/amdgpu: Clean the functions pointer set as NULLSunil Khatri1-2/+0
2024-10-07drm/amdgpu: update the handle ptr in hw_finiSunil Khatri1-14/+13
2024-10-07drm/amdgpu: update the handle ptr in hw_initSunil Khatri1-7/+13
2024-10-07drm/amdgpu: update the handle ptr in resumeSunil Khatri1-2/+2
2024-10-07drm/amdgpu: update the handle ptr in suspendSunil Khatri1-2/+2
2024-10-01drm/amdgpu: update the handle ptr in sw_finiSunil Khatri1-2/+2
2024-10-01drm/amdgpu: update the handle ptr in sw_initSunil Khatri1-2/+2
2024-10-01drm/amdgpu: update the handle ptr in late_initSunil Khatri1-2/+2
2024-10-01drm/amdgpu: update the handle ptr in early_initSunil Khatri1-2/+2
2024-09-26drm/amdgpu/mes11: update mes_reset_queue function to support sdma queueJiadong Zhu1-1/+26
2024-09-18drm/amdgpu/mes11: reduce timeoutAlex Deucher1-1/+1
2024-09-06drm/amdgpu/mes11: Indent an if statmentDan Carpenter1-1/+1
2024-09-02drm/amdgpu/mes11: implement mmio queue reset for gfx11Jiadong Zhu1-0/+80
2024-08-29drm/amdgpu/mes: add mes mapping legacy queue switchJack Xiao1-15/+34
2024-08-20drm/amdgpu: Implement MES Suspend and Resume APIs for GFX11Mukul Joshi1-2/+30
2024-08-16drm/amdgpu/mes11: add API for user queue resetAlex Deucher1-0/+21
2024-08-13drm/amdgpu/mes12: configure two pipes hardware resourcesJack Xiao1-5/+2
2024-08-13drm/amdgpu/mes: add multiple mes ring instances supportJack Xiao1-17/+17
2024-08-13drm/amdgpu/mes11: add API for legacy queue resetAlex Deucher1-0/+33
2024-08-13drm/amdgpu/mes: fix mes ring buffer overflowJack Xiao1-4/+14
2024-07-27drm/amdgpu: increase mes log buffer size for gfx12Michael Chen1-0/+2
2024-07-12drm/amdgpu/mes11: update opcode stringsAlex Deucher1-0/+3
2024-07-02drm/amdgpu: add firmware for GC IP v11.5.2Tim Huang1-0/+2
2024-06-19drm/amdgpu: cleanup MES11 command submissionChristian König1-28/+48
2024-05-08drm/amdgpu/mes11: fix kiq ring ready flagJack Xiao1-1/+2
2024-04-30drm/amdgpu/mes11: increase waiting time for engine readyJack Xiao1-1/+1
2024-04-30drm/amdgpu/mes11: adjust mes initialization sequenceJack Xiao1-1/+8
2024-04-30drm/amdgpu/mes11: add mes mapping legacy queue supportJack Xiao1-0/+26
2024-04-26drm/amdgpu/mes11: Use a separate fence per transactionAlex Deucher1-4/+17
2024-04-26drm/amdgpu: add protype for print ip stateSunil Khatri1-0/+1
2024-04-26drm/amdgpu: add prototype for ip dumpSunil Khatri1-0/+1
2024-04-23drm/amdgpu/mes11: print MES opcodes rather than numbersAlex Deucher1-4/+74
2024-04-16drm/amdgpu: increase mes submission timeoutJonathan Kim1-1/+1
2024-04-09drm/amd/amdgpu: support MES command SET_HW_RESOURCE1 in sriovchongli21-0/+43
2024-04-09drm/amdgpu : Add mes_log_enable to control mes log featureshaoyunl1-2/+5
2024-02-26drm/amdgpu: reserve more memory for MES runtime DRAMTim Huang1-3/+10
2024-02-22drm/amdgpu: add mes firmware support for GC 11.5.1Yifan Zhang1-0/+2
2023-12-07drm/amdgpu: Enable event log on MES 11shaoyunl1-0/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.