aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314
AgeCommit message (Expand)AuthorFilesLines
2026-06-17drm/amd/display: Restore periodic detection for DCN35Ivan Lipski1-2/+0
2026-06-03drm/amd/display: Add FRL support to clk_mgr, dsc, hdcpHarry Wentland1-0/+3
2026-05-05drm/amd/display: Fix type mismatches using guards and explicit castsGaghik Khachatrian1-27/+28
2026-04-17drm/amd/display: Fix narrowing boundaries and eDP parser assignmentGaghik Khachatrian1-1/+1
2026-04-17drm/amd/display: Fix implicit narrowing conversion warningsGaghik Khachatrian1-5/+7
2026-03-30drm/amd/display: Fixed Silence complier warnings in dcGaghik Khachatrian1-0/+3
2026-03-30drm/amd/display: Add NULL check for integrated_info in clk_mgr_constructSrinivasan Shanmugam1-1/+2
2026-01-20drm/amd/display: Revert "init dispclk from bootup clock for DCN314"Wang, Sung-huai2-134/+4
2025-10-13drm/amd/display: Remove comparing uint32_t to zeroAlex Hung1-4/+4
2025-09-23drm/amd/display: Init dispclk from bootup clock for DCN314Lo-an Chen2-5/+142
2025-09-15drm/amd/display: Rename header file link.h to link_service.hWesley Chalmers1-1/+1
2024-10-28drm/amd/display: Refactoring if and endif statements to enable DC_LOGGERLohita Mudimela1-3/+3
2024-06-19drm/amd/display: Remove redundant checks for ctx->dc_biosAlex Hung1-1/+1
2024-03-20drm/amd/display: Correct indentations and spacesAlex Hung1-21/+21
2024-02-07drm/amd/display: Drop legacy codeRodrigo Siqueira1-6/+0
2024-01-15drm/amd/display: Port DENTIST hang and TDR fixes to OTG disable W/ANicholas Kazlauskas1-12/+9
2024-01-09drm/amd/display: To adjust dprefclk by down spread percentageMartin Tsai2-1/+81
2023-12-19drm/amd/display: Wake DMCUB before sending a commandNicholas Kazlauskas1-1/+1
2023-08-07drm/amd/display: Revert "drm/amd/display: Read down-spread percentage from lut to adjust dprefclk."Leo Chen2-38/+1
2023-07-25drm/amd/display: Read down-spread percentage from lut to adjust dprefclk.Martin Tsai2-2/+38
2023-06-09drm/amd/display: Clean FPGA code in dcQingqing Zhuo1-23/+15
2023-06-09drm/amd/display: Update SR watermarks for DCN314Nicholas Kazlauskas1-8/+8
2023-06-09drm/amd: Downgrade message about watermarks table after s0i3 to debugMario Limonciello1-1/+1
2023-04-18drm/amd/display: refactor dmub commands into single functionJosip Pavic1-3/+1
2023-03-07drm/amd/display: Keep PHY active for dp configAgustin Gutierrez1-0/+5
2023-02-14Revert "drm/amd/display: Correct bw_params population"Daniel Miess1-21/+10
2023-01-31drm/amd/display: Correct bw_params populationDaniel Miess1-10/+21
2023-01-24drm/amd/display: merge dc_link_dp into dc_linkWenjing Liu1-1/+1
2023-01-13drm/amd: Avoid ASSERT for some message failuresMario Limonciello1-0/+3
2022-11-23drm/amd/display: Add Z8 allow states to z-state support listNicholas Kazlauskas1-2/+10
2022-11-17drm/amd/display: Align dcn314_smu logging with other DCNsRoman Li1-2/+9
2022-11-09drm/amd/display: Update SR watermarks for DCN314Nicholas Kazlauskas1-16/+16
2022-10-10drm/amd/display: Update PMFW z-state interface for DCN314Nicholas Kazlauskas1-8/+3
2022-09-29drm/amd/display: Wrap OTG disable workaround with FIFO controlNicholas Kazlauskas1-1/+10
2022-09-19drm/amd/display: Disable OTG WA for the plane_state NULL case on DCN314Nicholas Kazlauskas1-2/+1
2022-09-19drm/amd/display: Display distortion after hotplug 5K tiled displayMeenakshikumar Somasundaram1-5/+6
2022-09-13drm/amd/display: Correct dram channel width for dcn314Duncan Ma1-0/+2
2022-08-25drm/amd/display: Adding log clock table from SMULeo Chen1-0/+48
2022-08-22drm/amd/display: remove unneeded semicolonYang Li1-1/+1
2022-08-16drm/amd/display: Update clock table policy for DCN314Nicholas Kazlauskas2-65/+154
2022-08-16drm/amd/display: Add debug parameter to retain default clock tableDaniel Miess1-1/+1
2022-08-10drm/amd/display: Correct DTBCLK for dcn314Duncan Ma2-12/+2
2022-07-28drm/amd/display: Clean up some inconsistent indentingJiapeng Chong1-1/+2
2022-07-13drm/amd/display: Add DCN314 clock managerRoman Li4-0/+1278
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.