aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32 (follow)
AgeCommit message (Expand)AuthorFilesLines
2024-05-15Merge tag 'drm-next-2024-05-15' of https://gitlab.freedesktop.org/drm/kernelLinus Torvalds3-4/+20
2024-04-30drm/amd/display: Fix DC mode screen flickering on DCN321Leo Ma1-3/+12
2024-04-26drm/amd/display: Add NULL pointer check for kzallocHersen Wu1-0/+8
2024-04-23drm/amd/display: Remove duplicate dcn32/dcn32_clk_mgr.h headerJiapeng Chong1-1/+0
2024-04-16drm/amd/display: Improve the log precisionEthan Bitnun1-1/+1
2024-04-16drm/amd/display: Adjust headersRodrigo Siqueira1-0/+1
2024-04-09drm/amd/display: Add dummy interface for tracing DCN32 SMU messagesGeorge Shen1-0/+9
2024-03-20drm/amd/display: Delete duplicated function prototypesAlex Hung1-2/+1
2024-03-20drm/amd/display: Init DPPCLK from SMU on dcn32Dillon Varone1-0/+14
2024-02-22drm/amd/display: Only log during optimize_bandwidth callEthan Bitnun1-1/+1
2024-02-22drm/amd/display: Remove redundant FPU guardRodrigo Siqueira1-2/+0
2024-02-07drm/amd/display: Trivial code style adjustmentRodrigo Siqueira1-2/+1
2024-02-07drm/amd/display: Add delay before logging clks from hwEthan Bitnun1-0/+2
2024-01-15drm/amd/display: Floor to mhz when requesting dpp disp clock changes to SMUWenjing Liu1-4/+36
2024-01-03drm/amd/display: Add log end specifierRelja Vojvodic1-1/+1
2024-01-03drm/amd/display: Add more mechanisms for testsRelja Vojvodic1-10/+80
2023-12-06drm/amd/display: Added delay to DPM logRelja Vojvodic1-10/+16
2023-10-04drm/amd/display: apply edge-case DISPCLK WDIVIDER changes to master OTG pipes onlySamson Tam1-2/+2
2023-09-11drm/amd/display: fix some non-initialized register mask and settingCharlene Liu1-14/+42
2023-09-11drm/amd/display: Add new logs for AutoDPMTestEthan Bitnun1-0/+36
2023-08-30drm/amd/display: add check for PMFW hard min request completeSamson Tam2-3/+162
2023-08-15drm/amd/display: PMFW to wait for DMCUB ack for FPO casesAlvin Lee3-0/+13
2023-08-07drm/amd/display: Use max memclk variable when setting max memclkAlvin Lee1-1/+1
2023-07-18drm/amd/display: Initialize necessary uninitialized variablesMeera Patel1-1/+1
2023-06-23drm/amd/display: Enable dc mode clock switching for DCN32xAlvin Lee1-6/+37
2023-06-15Merge tag 'amd-drm-next-6.5-2023-06-09' of https://gitlab.freedesktop.org/agd5f/linux into drm-nextDave Airlie1-16/+55
2023-06-09drm/amd/display: Filter out AC mode frequencies on DC mode systemsAustin Zheng1-1/+12
2023-06-09drm/amd/display: Clean FPGA code in dcQingqing Zhuo1-1/+0
2023-06-09drm/amd/display: Only skip update for DCFCLK, UCLK, FCLK on overclockAlvin Lee1-10/+14
2023-04-26drm/amd/display: Fixes for dcn32_clk_mgr implementationAurabindo Pillai1-0/+5
2023-04-24drm/amd/display: For no plane case set pstate support in validationAlvin Lee1-5/+2
2023-04-20drm/amd/display: Fixes for dcn32_clk_mgr implementationAurabindo Pillai1-0/+5
2023-04-18drm/amd/display: Update DTBCLK for DCN32Alvin Lee1-0/+27
2023-04-11drm/amd/display: On clock init, maintain DISPCLK freqAlvin Lee1-0/+18
2023-03-14drm/amd/display: Use DPP inst instead of pipe idx for DPP DTO programmingAlvin Lee2-2/+39
2023-02-28drm/amd/display: DAL to program DISPCLK WDIVIDER if PMFW doesn'tAlvin Lee1-10/+31
2023-01-24drm/amd/display: merge dc_link_dp into dc_linkWenjing Liu1-1/+0
2023-01-17drm/amd/display: Remove DISPCLK dentist programming for dcn32Dillon Varone1-5/+91
2023-01-17drm/amd/display: move dp capability related logic to link_dp_capabilityWenjing Liu1-0/+1
2023-01-10drm/amd/display: No need for Null pointer check before kfreeDeepak R Varma1-2/+1
2022-12-06drm/amd/display: Remove DTB DTO on CLK updateChris Park1-37/+0
2022-11-29drm/amd/display: Fix DTBCLK disable requests and SRC_SEL programmingAlvin Lee1-1/+1
2022-11-23drm/amdgpu: add missing license to some filesAlex Deucher1-0/+1
2022-10-27drm/amd/display: Set memclk levels to be at least 1 for dcn32Dillon Varone1-0/+3
2022-10-27drm/amd/display: Limit dcn32 to 1950Mhz display clockJun Lei1-4/+4
2022-10-10drm/amd/display: Fix bug preventing FCLK Pstate allow message being sentDillon Varone1-2/+2
2022-10-10drm/amd/display: Acquire FCLK DPM levels on DCN32Dillon Varone1-14/+27
2022-10-06drm/amd/display: Reorder FCLK P-state switch sequence for DCN32Dillon Varone1-21/+23
2022-09-29drm/amd/display: fill in clock values when DPM is not enabledSamson Tam1-0/+14
2022-07-25drm/amd/display: Drop FPU flags from dcn32_clk_mgrRodrigo Siqueira1-77/+4
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.