aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2023-11-17drm/amd/display: Refactor resource into component directoryMounika Adhuri1-1745/+0
2023-10-26drm/amd/display: Set the DML2 attribute to false in all DCNs older than version 3.5Rodrigo Siqueira1-0/+1
2023-10-09drm/amd/display: Refactor HWSS into component folderMounika Adhuri1-1/+1
2023-10-09drm/amd/display: Move the memory allocation out of dcn21_validate_bandwidth_fp().Sebastian Andrzej Siewior1-1/+9
2023-08-30drm/amd/display: add more pipe resource interfacesWenjing Liu1-0/+1
2023-08-07drm/amd/display: rename acquire_idle_pipe_for_layer to acquire_free_pipe_as_sec_dpp_pipeWenjing Liu1-1/+1
2023-08-07drm/amd/display: Add structs for Freesync Panel ReplayBhawanpreet Lakha1-0/+1
2023-07-25drm/amd/display: Refactor recout calculation with a more generic formulaWenjing Liu1-2/+2
2023-06-09drm/amd/display: Refactor fast update to use new HWSS build sequenceAlvin Lee1-0/+1
2023-06-09drm/amd/display: remove unused definitionYang Li1-23/+0
2023-06-09drm/amd/display: Clean FPGA code in dcQingqing Zhuo1-8/+2
2023-03-08drm/amd/display: remove legacy fields of dc_plane_cap structDavid Tadokoro1-2/+0
2023-03-08Revert "drm/amdgpu/display: change pipe policy for DCN 2.1"Alex Deucher1-1/+1
2023-02-03drm/amd/display: Trivial swizzle-related code clean-upsGuilherme G. Piccoli1-4/+2
2022-11-15drm/amd/display: rework macros for DWB register accessAurabindo Pillai1-2/+0
2022-10-24drm/amd/display: Refactor eDP PSR codesIan Chen1-1/+4
2022-10-06drm/amd/display: Refactor edp ILR caps codesIan Chen1-1/+12
2022-07-25drm/amd/display: Add dc_ctx to link_enc_create() parametersAurabindo Pillai1-0/+1
2022-07-05drm/amd/display: rename hdmi_frl_pcon_supportHamza Mahfooz1-1/+1
2022-04-21drm/amd/display: Fix memory leak in dcn21_clock_source_createMiaoqian Lin1-0/+1
2022-04-06drm/amdgpu/display: change pipe policy for DCN 2.1Benjamin Marty1-1/+1
2022-03-15drm/amd/display: move FPU operations from dcn21 to dml/dcn20 folderMelissa Wen1-556/+14
2022-03-15drm/amd/display: move FPU-related code from dcn20 to dml folderMelissa Wen1-1/+7
2021-12-30drm/amd/display: Changed pipe split policy to allow for multi-display pipe splitAngus Wang1-1/+1
2021-12-13drm/amd/display: fix function scopesIsabella Basso1-17/+14
2021-12-01drm/amd/display: Add DP-HDMI FRL PCON Support in DCFangzhi Zuo1-0/+2
2021-10-06drm/amd/display: Re-arrange FPU code structure for dcn2xQingqing Zhuo1-1/+1
2021-08-05drm/amd/display: Move specific DCN2x code that uses FPU to DMLRodrigo Siqueira1-0/+2
2021-07-27drm/amd/display: Add missing DCN21 IP parameterVictor Lu1-0/+1
2021-07-23drm/amd/display: Enable eDP ILR on DCN2.1Michael Strauss1-1/+2
2021-06-08drm/amd/display: Add interface for ADD & DROP PIXEL RegistersWesley Chalmers1-2/+2
2021-06-08drm/amd/display: Revert "Fix clock table filling logic"Ilya Bakoulin1-21/+12
2021-05-10drm/amd/display: Fix clock table filling logicIlya Bakoulin1-12/+21
2021-04-09drm/amd/display: revert max lb lines changeDmytro Laktyushkin1-1/+1
2021-04-09drm/amd/display: hide VGH asic specific structsDmytro Laktyushkin1-1/+0
2021-03-23drm/amd/display: Separate caps for maximum RGB and YUV plane countsAtufa Khan1-0/+2
2021-03-23drm/amd/display: use max lb for latency hidingDmytro Laktyushkin1-3/+6
2021-03-23drm/amd/display: remove duplicate include in dcn21 and gpioZhang Yunkai1-1/+0
2021-03-23drm/amd/display: Revert dram_clock_change_latency for DCN2.1Sung Lee1-1/+1
2021-03-05drm/amdgpu/display: use GFP_ATOMIC in dcn21_validate_bandwidth_fp()Holger Hoffstätte1-1/+1
2021-03-05drm/amd/display: Fix nested FPU context in dcn21_validate_bandwidth()Holger Hoffstätte1-4/+0
2021-02-18drm/amd/display: Copy over soc values before bounding box creationSung Lee1-0/+5
2021-02-18drm/amd/display: Populate dcn2.1 bounding box before state duplicationSung Lee1-2/+2
2021-02-18drm/amd/display: Add FPU wrappers to dcn21_validate_bandwidth()Jan Kokemüller1-2/+18
2021-02-02drm/amd/display: Add more Clock Sources to DCN2.1Sung Lee1-0/+10
2021-01-20drm/amd/display: Update dram_clock_change_latency for DCN2.1Jake Wang1-1/+1
2020-12-08drm/amd/display: Revert DCN2.1 dram_clock_change_latency updateMichael Strauss1-1/+1
2020-12-01drm/amd/display: Update dram_clock_change_latency for DCN2.1Sung Lee1-1/+1
2020-11-16drm/amd/display: Populate hostvm parameter before DML calculationSung Lee1-1/+1
2020-11-10drm/amd/display: update dpp dto phase and modulo.Yongqiang Sun1-1/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.