aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/amd/display/dc/inc/hw
AgeCommit message (Expand)AuthorFilesLines
2026-08-06drm/amd/display: Migrate color manager HW and fix MCM blend LUT issuesRafal Ostrowski2-62/+54
2026-08-06drm/amd/display: Ensure dtbclk is enabledCharlene Liu1-0/+1
2026-08-06drm/amd/display: Enable DCN6 sources compilationAurabindo Pillai5-1/+38
2026-07-28drm/amd/display: Register DCN as a PMFW DF C-state client on DCN42Leo Chen1-0/+10
2026-07-28drm/amd/display: Wire probe commit path into dc_update_stateWenjing Liu1-6/+0
2026-07-28drm/amd/display: Introduce program_perfmon hwss hook and BLS perfmon sequenceWenjing Liu1-2/+10
2026-07-28drm/amd/display: Add updated MCIF ARB register definitionsDillon Varone1-8/+16
2026-07-14drm/amd/display: Enable CACP on LinuxChenyu Chen1-0/+3
2026-07-01drm/amd/display: Add block sequence support for bandwidth programming operationsBhuvanachandra Pinninti1-0/+8
2026-07-01drm/amd/display: Update ONO PG Workaround for DCN42Leo Chen1-0/+1
2026-06-17drm/amd/display: Introduce dc_plane_cm and migrate surface update color pathRafal Ostrowski1-1/+1
2026-06-17drm/amd/display: Add utm_qos_model pointer to clk_bw_paramsWenjing Liu1-0/+2
2026-06-17drm/amd/display: Add a new interface to set idle opts in clock managerNicholas Kazlauskas1-0/+2
2026-06-03drm/amd/display: add HDMI 2.1 DSC over FRL supportHarry Wentland2-1/+4
2026-06-03drm/amd/display: Add HDMI FRL definitions to includesHarry Wentland5-0/+420
2026-06-03drm/amd/display: Add DCN42B code to DCMatthew Stewart2-0/+52
2026-06-03drm/amd/display: Add DRAM table fields to clk_mgr_internalWenjing Liu1-0/+11
2026-05-27drm/amd/display: Delete max_clks_by_state from DCE clock manager (v2)Timur Kristóf1-8/+0
2026-05-27drm/amd/display: Remove min/max clock levels from clk_mgr (v2)Timur Kristóf1-2/+0
2026-05-19drm/amd/display: Enable additional wait for pipe pending checksAric Cyr1-1/+0
2026-05-11drm/amd/display: Fix warningsClay King3-7/+7
2026-05-05drm/amd/display: add max bandwidth budget to QoS interfaceWenjing Liu1-0/+10
2026-05-05drm/amd/display: add memory bandwidth override debug interfaceWenjing Liu1-0/+12
2026-05-05drm/amd/display: Skip HDR metadata update when Smart Power OLED enabledIan Chen1-0/+1
2026-05-05drm/amd/display: Fix Color Manager (3DLUT, Shaper, Blend)Dillon Varone2-52/+62
2026-04-28drm/amd/display: fix hubp tmz field define mismatchCharlene Liu1-1/+1
2026-03-23drm/amd/display: Rename enum 'pixel_format' to 'dc_pixel_format'Hou Wenlong2-2/+2
2026-03-11drm/amd/display: Sync dcn42 with DC 3.2.373Roman Li3-81/+85
2026-03-11drm/amd/display: Enable dcn42 DC clk_mgrRoman Li2-18/+57
2026-02-23drm/amd/display: Add missing clock types & fix formattingOvidiu Bunea1-4/+6
2026-02-23drm/amd/display: Enable dcn42 DCRoman Li5-5/+95
2026-02-23drm/amd/display: Remove unused dce60_clk_mgr register definitionsTimur Kristóf1-11/+0
2026-02-19drm/amd/display: Enable DAC in DCE link encoderTimur Kristóf1-0/+2
2026-02-19drm/amd/display: Migrate DCCG registers access from hwseq to dccg component.Bhuvanachandra Pinninti1-0/+4
2026-02-12drm/amd/display: Revert "Migrate DCCG register access from hwseq to dccg component."Nicholas Carbones1-4/+0
2026-02-03drm/amd/display: Add CRC 32-bit mode support for DCN3.6+Chenyu Chen1-0/+7
2026-02-03drm/amd/display: Migrate DIO registers access from hwseq to dio component.Bhuvanachandra Pinninti1-0/+22
2026-02-03drm/amd/display: Migrate DCCG register access from hwseq to dccg component.Bhuvanachandra Pinninti1-0/+4
2026-01-20drm/amd/display: update memory QoS measurement interfaceWenjing Liu1-10/+18
2026-01-10drm/amd/display: Add global fgcg function prototype to DCCGLeo Chen1-0/+1
2026-01-05drm/amd/display: Pass proper DAC encoder ID to VBIOSTimur Kristóf1-0/+2
2025-12-08drm/amd/display: refactor HPD to increase flexibilityDmytro Laktyushkin1-0/+4
2025-12-03Merge tag 'amd-drm-next-6.19-2025-12-02' of https://gitlab.freedesktop.org/agd5f/linux into drm-nextDave Airlie1-0/+26
2025-11-21Merge tag 'v6.18-rc6' into drm-nextDave Airlie1-1/+0
2025-11-18drm/amd/display: Add pipe topology history to dcNicholas Carbones1-0/+26
2025-11-11drm/amd/display: dynamically clock gate before and after prefetchLeo Chen1-0/+2
2025-10-28drm/amd/display: Add concept of analog encoders (v2)Timur Kristóf1-0/+2
2025-10-28drm/amd/display: Introduce MAX_LINK_ENCODERS (v2)Timur Kristóf1-0/+24
2025-10-28drm/amd/display: Add more DC HW state info to underflow loggingKaren Chen7-4/+316
2025-10-28drm/amd/display: Rename dml2 to dml2_0 folderAustin Zheng2-3/+3
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.