aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/amd/display/dc/inc/hw/timing_generator.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-10-06drm/amd/display: Remove OPTC lock checkRodrigo Siqueira1-1/+0
2022-08-16drm/amd/display: Add basic kernel doc to CRC code under DCRodrigo Siqueira1-3/+11
2022-07-29drm/amd/display: Fix a compilation failure on PowerPC caused by FPU codeRodrigo Siqueira1-2/+0
2022-06-03drm/amd/display: Add ODM seamless boot supportDuncan Ma1-0/+2
2022-06-03drm/amd/display: Add dependant changes for DCN32/321Aurabindo Pillai1-2/+8
2022-04-12drm/amd/display: Add odm seamless boot supportDuncan Ma1-0/+2
2022-01-25drm/amd/display: Drop DCN for DP2.x logicWenjing Liu1-2/+0
2021-11-22drm/amd/display: fixed the DSC power off sequence during Driver PnPYi-Ling Chen1-0/+2
2021-09-01drm/amd/display: Add DP 2.0 DCCGFangzhi Zuo1-0/+3
2021-06-22drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCNAlex Deucher1-2/+0
2021-06-08drm/amd/display: Return last used DRR VTOTAL from DCJayendran Ramani1-0/+1
2021-06-04drm/amd/display: Add DCN3.1 OPTCNicholas Kazlauskas1-0/+4
2021-02-22drm/amd/display: Synchronize displays with different timingsVladimir Stempen1-0/+12
2021-01-13drm/amd/display: enable HUBP blank behaviourBhawanpreet Lakha1-0/+1
2020-12-15drm/amd/display: delay fp2 programming until vactive before lockMartin Leung1-1/+1
2020-11-04drm/amdgpu: fold CONFIG_DRM_AMD_DC_DCN3* into CONFIG_DRM_AMD_DC_DCN (v3)Alex Deucher1-6/+0
2020-07-01drm/amd/display: Add DCN3 OPTCBhawanpreet Lakha1-0/+19
2020-04-22drm/amd/display: add optc get crc support for timings with ODM/DSCWenjing Liu1-0/+3
2020-01-16drm/amd/display: make PSR static screen entry within 30 msAnthony Koo1-1/+2
2019-11-13drm/amd/display: Drop CONFIG_DRM_AMD_DC_DCN2_0 and DSC_SUPPORTEDBhawanpreet Lakha1-8/+0
2019-10-10drm/amd/display: add more checks to validate seamless boot timingMartin Leung1-0/+2
2019-08-23drm/amd/display: Expose OTG_V_TOTAL_MID for HW DiagsBayan Zabihiyan1-0/+2
2019-08-22Revert "drm/amd/display: add global master update lock for DCN2"David Francis1-2/+0
2019-08-15drm/amd/display: Add enum for H-timing divider modeQingqing Zhuo1-0/+5
2019-08-15drm/amd/display: update optc odm interface for more than 2 oppsDmytro Laktyushkin1-3/+3
2019-06-22drm/amd/display: Fix ODM combine data formatIlya Bakoulin1-1/+2
2019-06-22drm/amd/display: add global master update lock for DCN2Wenjing Liu1-0/+2
2019-06-22drm/amd/display: isolate global double buffer lock programmingWenjing Liu1-2/+2
2019-06-22drm/amd/display: Ensure DRR triggers in BPEryk Brol1-0/+1
2019-06-22drm/amd/display: Add DSC support for Navi (v2)Harry Wentland1-0/+6
2019-06-21drm/amd/display: Add DCN2 OPTCHarry Wentland1-0/+22
2019-05-31drm/amd/display: Ensure DRR triggers in BPEryk Brol1-0/+3
2019-05-24drm/amd/display: Program VTG params after programming Global SyncJoshua Aberback1-0/+2
2019-05-24drm/amd/display: stop external access to internal optc sync paramsDmytro Laktyushkin1-11/+12
2019-05-24drm/amd/display: move signal type out of otg dlg paramsDmytro Laktyushkin1-1/+1
2019-03-20drm/amd/display: add global master update lock interfacesWenjing Liu1-0/+2
2019-02-19drm/amd/display: Refactor for setup periodic interrupt.Yongqiang Sun1-14/+9
2019-02-06drm/amd/display: refactor out programming of vupdate interruptAnthony Koo1-0/+3
2019-02-06drm/amd/display: interface to check if timing can be seamlessAnthony Koo1-0/+2
2019-02-06drm/amd/display: Calc vline position in dc.Yongqiang Sun1-3/+5
2019-02-05drm/amd/display: pass vline_config parameter by reference.Yongqiang Sun1-1/+1
2019-01-28drm/amd/display: Add Vline1 interrupt source to InterruptManagerFatemeh Darbehani1-2/+11
2018-06-15drm/amd/display: Add function to get optc active sizeEric Bernstein1-0/+3
2018-04-11drm/amd/display: Add vline IRQ programming for DCNSivapiriyanKumarasamy1-0/+3
2018-02-19drm/amd/display: Remove couple of unused OPTC registersNikola Cornij1-0/+1
2018-02-19drm/amd/display: Implement interface for CRC on CRTCLeo (Sunpeng) Li1-0/+44
2017-12-20drm/amd/display: integrating optc pseudocodeYue Hin Lau1-0/+19
2017-12-14drm/amd/display: OPP DPG test patternEric Bernstein1-37/+2
2017-12-14drm/amd/display: Implement work around for optc underflow.Yongqiang Sun1-0/+2
2017-12-06drm/amd/display: Modified front end initiail in init_hwYongqiang Sun1-0/+1
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.