aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/amd/display/dc/optc/dcn31
AgeCommit message (Expand)AuthorFilesLines
2026-08-06drm/amd/display: Fix CRC engine 1 enable/disable on DCN3.1.2+Wayne Lin1-0/+4
2026-06-17drm/amd/display: Deprecate DMUB register offload functionalityAustin Zheng1-5/+0
2026-06-03drm/amd/display: Add DCCG DIO, HPO, OPP, and OPTC support for FRLHarry Wentland1-0/+2
2026-03-30drm/amd/display: Fixed Silence complier warnings in dcGaghik Khachatrian1-0/+1
2026-03-11drm/amd/display: Update underflow detectionCharlene Liu1-1/+1
2025-10-28drm/amd/display: Add more DC HW state info to underflow loggingKaren Chen2-0/+133
2025-05-29drm/amd/display: Constify struct timing_generator_funcsChristophe JAILLET1-1/+1
2025-02-12drm/amd/display: log destination of vertical interruptJosip Pavic2-1/+77
2024-10-01drm/amd/display: Wait for all pending cleared before full updateAlvin Lee1-2/+7
2024-07-27drm/amd/display: restore immediate_disable_crtc for w/aCharlene Liu1-2/+6
2024-06-14drm/amd/display: bypass ODM before CRTC offYihan Zhu1-0/+11
2024-05-13drm/amd/display: Add left edge pixel for YCbCr422/420 + ODM pipe splitWenjing Liu1-5/+3
2024-04-30drm/amd/display: use even ODM slice width for two pixels per containerWenjing Liu1-0/+1
2023-11-29drm/amd/display: Refactor OPTC into component folderParandhaman K2-0/+577
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.