aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/amd/display/dc/optc/dcn32
AgeCommit message (Expand)AuthorFilesLines
2026-08-06drm/amd/display: Fix CRC engine 1 enable/disable on DCN3.1.2+Wayne Lin1-0/+1
2026-08-06drm/amd/display: Add missing OTG_CRC1_SELECT mask for DCN3.2Wayne Lin1-0/+1
2026-06-17drm/amd/display: Deprecate DMUB register offload functionalityAustin Zheng1-5/+0
2026-05-11drm/amd/display: Fix warningsClay King1-1/+1
2026-03-30drm/amd/display: Fixed Silence complier warnings in dcGaghik Khachatrian1-0/+1
2025-10-28drm/amd/display: Add more DC HW state info to underflow loggingKaren Chen1-0/+1
2025-08-27drm/amd/display: wait for otg update pending latch before clock optimizationYihan Zhu1-0/+1
2025-05-29drm/amd/display: Constify struct timing_generator_funcsChristophe JAILLET1-1/+1
2025-02-12drm/amd/display: log destination of vertical interruptJosip Pavic2-1/+3
2024-10-01drm/amd/display: Wait for all pending cleared before full updateAlvin Lee2-15/+8
2024-06-27drm/amd/display: Wait for double buffer update on ODM changesAlvin Lee2-0/+15
2024-05-13drm/amd/display: Add left edge pixel for YCbCr422/420 + ODM pipe splitWenjing Liu1-4/+3
2024-04-30drm/amd/display: use even ODM slice width for two pixels per containerWenjing Liu1-1/+2
2024-04-26Revert "drm/amd/display: Add fallback configuration when set DRR"Rodrigo Siqueira1-9/+2
2024-04-12drm/amd/display: Add fallback configuration when set DRRRodrigo Siqueira1-2/+9
2024-04-09drm/amd/display: Do not recursively call manual trigger programmingDillon Varone1-3/+0
2024-03-20drm/amd/display: Implement wait_for_odm_update_pending_completeWenjing Liu2-0/+9
2024-01-18drm/amd/display: Clear OPTC mem select on disableIlya Bakoulin1-0/+3
2024-01-09drm/amd/display: Disconnect phantom pipe OPP from OPTC being disabledGeorge Shen1-6/+13
2023-12-19drm/amd/display: Fix hang/underflow when transitioning to ODM4:1Ilya Bakoulin1-0/+7
2023-11-29drm/amd/display: Refactor OPTC into component folderParandhaman K2-0/+544
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.